# TABLE OF CONTENTS

## Special Issue on Practical Aspects of High-Level Parallel Programming:

**Introduction to the Special Issue**  
iii

**Efficient Parallel Tree Reductions on Distributed Memory Environments**  
Kazuhiko Kakehi, Kiminori Matsuzaki, Kento Emoto  
1

**Efficient Implementation of Tree Skeletons on Distributed-Memory Parallel Computers**  
Kiminori Matsuzaki  
17

**TELOS: An Approach for Distributed Graph Processing Based on Overlay Composition**  
Patrizio Dazzi, Emanuele Carlini, Alessandro Lulli, Laura Ricci  
35

**Sequence Similarity Parallelization over Heterogeneous Computer Clusters Using Data Parallel Programming Model**  
Majid Hajibaba, Saed Gorgin, Mohsen Sharifi  
51

## Regular Papers:

**PVL: Parallelization and Vectorization of Affine Perfectly Nested-Loops Considering Data Locality on Short-Vector Multicore Processors using Intrinsic Vectorization**  
Yousef Seyfari, Shahriar Lotfi, Jaber Karimpour  
67

**Enabling Autonomic Computing Support for the JADE Agent Platform**  
Ali Parahani, Eslam Nazemi, Giacomo Cabri, Nicola Capodieci  
91
INTRODUCTION TO THE SPECIAL ISSUE ON PRACTICAL ASPECTS OF HIGH-LEVEL PARALLEL PROGRAMMING

From smartphones to supercomputers, parallel architectures are nowadays pervasive. However parallel programming is still reserved to experienced and trained programmers. The trend is towards the increase of cores in processors and the number of processors in multiprocessor machines: The need for scalable computing is everywhere. But parallel and distributed programming is still dominated by low-level techniques such as send/receive message passing and POSIX threads. Thus high-level approaches should play a key role in the shift to scalable computing in every computer and device.

Algorithmic skeletons (Google’s MapReduce being the most well-known skeletal parallelism approach), parallel extensions of functional languages such as Haskell and ML, parallel logic and constraint programming, parallel execution of declarative programs such as SQL queries, meta-programming in object-oriented languages, etc. have produced methods and tools that improve the price/performance ratio of parallel software, and broaden the range of target applications. Also, high level languages offer a high degree of abstraction which ease the development of complex systems. Moreover, being based on formal semantics, it is possible to certify the correctness of critical parts of the applications. The aim of all these languages and tools is to improve and ease the development of applications.

The paper presented in this special issue are extended versions of papers presented at the Practical Aspects of High-Level Parallel Programming (PAPP) workshop that was affiliated to the International Conference on Computational Science (ICCS) from 2004 to 2012, and the Practical Aspects of High-Level Parallel Programming (PAPP) track of the ACM Symposium on Applied Computing (SAC). It also features a paper written specifically for this special issue.

While a lot of work in high-level approaches focus on regular data structures such as arrays and multi-dimensional arrays, the papers of this issue consider more irregular data structures, in particular trees and graphs.

Kaheki, Matsuzaki and Emoto present a new approach for parallel reduction on trees in a distributed memory setting. Their algorithm is based on a suitable serialization of trees and its efficiency is shown for the Bulk Synchronous Parallel (BSP) model. Matzusaki proposes a set of efficient skeletons on distributed trees: their efficient implementation relies on the segmentation of trees based on the idea of m-bridges that ensures high locality, and allows to represent local segments as serialized arrays for high sequential performance.

Dazzi, Carlini, Lulli and Ricci propose Telos, a high-level approach for large graphs processing based on overlay networks, and an implementation on top of Apache Spark.

Hajibaba, Gorgin, and Sharifi present a sequence similarity parallelization technique in the context of another Apache project: Storm a stream processing framework.

I wish to thank Aune Benoît and Frédéric Gava, co-chairs of some the previous PAPP workshops and the program committee members of the PAPP workshops and the PAPP ACM SAC track who reviewed the initial papers and the revised versions of this special issue.

Frédéric Loulergue
Northern Arizona University
School of Informatics, Computing and Cyber Systems
Flagstaff, Arizona, USA
EFFICIENT PARALLEL TREE REDUCTIONS ON DISTRIBUTED MEMORY ENVIRONMENTS

KAZUHIKO KAKEHI†, KIMINORI MATSUZAKI‡, AND KENTO EMOTO§

Abstract. A new approach for fast parallel reductions on trees over distributed memory environments is presented. The start point of our approach is to employ the serialized representation of trees. Along this data representation with high memory locality and ease of initial data representation, we developed an parallelized algorithm which shares the essence with the parallel algorithm for parentheses matching problems. Our algorithm not only is proven to be theoretically efficient, but also has a fast implementation in a BSP style.

Key words: Parallel tree reduction, parentheses matching, serialized representation, the tree contraction algorithm, Bulk Synchronous Parallelism.

AMS subject classifications. 68W10, 05C05

1. Introduction. Research and development of parallelized algorithms have been intensively done toward matrices or one dimensional arrays. Looking at recent trends in applications, another data structure has also been calling for efficient parallel treatments: the tree structures. Emergence of XML as a universal data format, which takes the form of a tree, has magnified the impact of parallel and distributed mechanisms toward trees in order to reduce computation time and mitigate limitation of memory.

Consider, as a simple and our running example, a computation maxPath to find the maximum of the values each of which is a sum of values in the nodes from the root to each leaf. When it is applied to the tree at the left of Fig. 2.2, the result should be 12 contributed by the path of values 3, −5, 6 and 8 from the root. Recalling the research on parallel treatments on trees, the parallel tree contractions algorithm, first proposed by Miller and Reif [34], have been known as one of the most fundamental techniques to realize parallel computation over trees efficiently. One attractive feature of parallel tree contractions is that no matter how imbalanced a tree is, the tree can be reduced in parallel to a single node by repeatedly contracting edges and merging adjacent nodes. This theoretical beauty, however, may not necessarily shine in practice, because of the following two source of problems.

First, parallel tree contractions, originally being developed under the assumption of shared memory environments, have been intensively studied in the context of the PRAM model of parallel computation. This assumption does not apply to the recent trends of popular PC clusters, a common and handy approach for distributed memory environments, where the treatment and cost of data arrangement among processors need taking into account. It should be noted that efficient tree contractions under PRAM model are realized by assigning contractions to different processors each time.

Second, the parallel tree contractions algorithm assumes that the tree structures are kept as linked structures. Such representations using links are not suitable for fast execution, since linked structures often do not fit in caching mechanism, and it is a big penalty on execution time under current processor architectures.

This paper gives a clear solution for parallel tree reductions with its start point to use serialized forms of trees. Their notable examples are the serialized (streamed) representations of XML or parenthesized numeric expressions which are obtained by tree traversals. The problems mentioned above are naturally resolved by this choice, since distribution of serialized data among processors and realization of routines running over them with high memory locality are much simpler than that of trees under linked structures.

Our algorithm over the serialized tree representations is developed along with the parentheses matching

---

*An earlier version of this paper appeared in PAPP2007, part of ICCS2007[23].
†Academic Co-Innovation Division, UTokyo Innovation Platform Co., Ltd., 3-40-10 Hongo, Bunkyo-ku, Tokyo 113-0033 Japan (k.kakehi@utokyo-ipc.co.jp)
‡School of Information, Kochi University of Technology, 185 Tosayamadacho-Miyakouchi, Kami, Kochi 782-8502 Japan (matsuzaki.kiminori@kochi-tech.ac.jp)
§Faculty of Computer Science and Systems Engineering, Kyushu Institute of Technology, 680-4 Kawazu, Iizuka, Fukuoka 820-8502, Japan (emoto@ai.kyutech.ac.jp)
As instances of serialized trees, parallelization of parentheses matching problems, which figures out correspondence between brackets, have plenty of work ([4, 36, 13, 25, 21] for example). Our algorithm, with good resemblance to the one under BSP [43], also has a BSP implementation with three supersteps.

The contributions of our work are briefly summarized as follows:

- **A New viewpoint at the parallel tree contractions algorithm—connection to parentheses matching**: We cast a different view on computing tree structures in parallel. The employed data representation, a serialized form of trees by tree traversals, has massive advantages in the current computational environments: namely XML as popular data representations, cache effects in current processor architectures, and ease in data distribution among popular PC clusters. Tree computations over its serialized representation has much in common with parentheses matching. It is common to see that this problem has connection with trees, like binary tree reconstruction or computation-tree generation, but to the best of our knowledge we are the first to apply the idea of parentheses matching toward parallel tree reductions, and to prove its success.

- **Theoretical and practical efficiency**: The previous work of parallel tree contractions on distributed memory environments, namely hypercube [32] or BSP [16], both of which require $O(n/p \log p)$ execution time. Contrasting to other work, our approach employs serialized tree representations. As a result, we realized an $O(n/p + p)$ algorithm.

This paper is organized as follows. After this Introduction Sect. 2 observes our tree representations and tree reductions. Section 3 explains an additional condition which enables efficient parallelization. We show that this condition is equivalent to that of the parallel tree contractions algorithm. Section 4 develops the parallelized algorithm. Our algorithm consists of three phases, where the first two perform computation along with parentheses matching, and the last reduces a tree of size less than twice of the number of processors. Section 5 supports our claims by some experiments. They demonstrate good scalability in computation. On the other hand, we also observe fluctuation of data transactions. We discuss the related work in Sect. 6. Finally we conclude this paper in Sect. 7 with mentioning future directions.

### 2. Preliminaries

This section defines the target of our parallelization, namely tree structures and their serialized form, and tree homomorphism.

#### 2.1. Trees and their serialized representation

We treat trees with unbound degree (trees whose nodes can have an arbitrary number of subtrees), which is often referred as “rose trees” in functional programming communities.

**Definition 2.1.** A data structure $RTree$ is called rose tree defined as follows.

$$RTree \alpha = \text{Node } \alpha [Rtree \alpha]$$

Fig. 2.1 shows examples of rose trees. The left tree is set to be used as our running example. Rose trees are general enough to represent nested lists; the right part of Fig. 2.1 is what $[[1, 2], [3, 4, 5], [6]]$ is formatted into a rose tree, whose internal nodes do not have their value. Binary trees are also covered by limiting degrees of each node to be either zero or two.

As was explained in Introduction, our internal representation is to keep tree-structured data in a serialized manner like XML. For example, if we are to deal with a tree with just two nodes, parent $a$ and its child $b$, the serialized equivalent is a list of four elements $<a>, <b>, </b>, </a>$ . This is a combination of a preorder traversal (for producing the open tag $<a>$ and then $<b>$) and a postorder traversal (for producing the close tag $</b>$ and $</a>$ afterwards). This representation has information enough to obtain back the original tree. In
Efficient Parallel Tree Reductions on Distributed Memory Environments

this paper we treat only well-formed serialized representation, which is guaranteed to be parsed into trees. To make such serialized representation easy to observe, we assume (1) to ignore information in the closing tag, and (2) to assign the information about the depth in the tree instead. We therefore assume to deal with a list of pairs [(0, a), (1, b), (1, /), (0, /)], where / denotes closing tags. The associated depth information can be easily obtained by prefix sum computation [5].

The sequence of the middle in Fig. 2.2 is our internal representation of the example tree. We later see the information of depth helps us to have insight for deriving parallelized algorithms. Following these figures, list elements describing the entrance (which corresponds to open tags) are called open, and ones describing the exit (close tags) are called close. These close elements without any value can be soon wiped away when we perform computation.

2.2. Tree homomorphism. Algorithms are often tightly connected with the data structure. A general recursive form naturally arises here, which we call tree homomorphism [42].

DEFINITION 2.2. A function $h$ defined as follows over rose trees is called tree homomorphism.

$$h(\text{Node } a [t_1, \ldots, t_n]) = a \oplus (h(t_1) \otimes \cdots \otimes h(t_n))$$

$$h(\text{Leaf } a) = h'(a)$$

We assume the above operator $\otimes$ is associative and has its unit $\iota$.

This definition consists of a function $h'$ for leaves, and two kinds of computation for internal nodes: $\otimes$ to reduce recursive results from subtrees into one, and $\oplus$ to apply the result to the internal node. For later convenience, we define $\ominus$ as $(a, b, c) \ominus e = a \oplus (b \ominus e \ominus c), and we call (a, b, c) appearing at the left of $\ominus$ a “triple”. The computation maxPath mentioned in Introduction is also a tree homomorphism.

$$\text{maxPath( Node } a [t_1, \ldots, t_n]) = a + (\text{maxPath}(t_1) \uparrow \cdots \uparrow \text{maxPath}(t_n))$$

$$\text{maxPath( Leaf } a) = \text{id}(a)$$

Here, $\text{id}$ is the identify function, and $\uparrow$ returns the bigger of two numbers whose unit is $-\infty$. When it is applied to the tree in Fig. 2.2, the result should be $12 = 3 + (\uparrow -5) + 6 + 8$. For other examples please see [27].

3. Parallelization Condition. When we develop parallel implementations we often utilize associativity of computations, in order to change the order of computation with guaranteeing the same result. The framework of tree homomorphism only requires the condition that the operator $\otimes$ is associative. This property of the horizontal directions is indeed necessary for parallelization, but not yet sufficient: we currently lack the effective measure toward computation of the vertical directions.
Before we start algorithm development, this section observes an additional property. What we use is known as extended distributivity [27]. This property is explained using the operator $\otimes$ as follows.

**Definition 3.1.** The operator $\otimes$ is said extended distributive over $\oplus$ when the following equation holds for any $a_u, b_u, c_u, a_l, b_l, c_l,$ and $e$:

$$
(a_u, b_u, c_u) \otimes ((a_l, b_l, c_l) \oplus e) = a_u \oplus (b_u \otimes (a_l \oplus (b_l \otimes e \otimes c_l)) \otimes c_u)
$$

with appropriate functions $p_u, p_b, p_c$ which calculate

$$
a' = p_u(a_u, b_u, c_u, a_l, b_l, c_l),
\quad b' = p_b(a_u, b_u, c_u, a_l, b_l, c_l), \quad \text{and}
\quad c' = p_c(a_u, b_u, c_u, a_l, b_l, c_l).
$$

Efficient parallel tree reductions require these properties as well as $\otimes$ and $\oplus$ to be constant-time. Our running example satisfies them, implicitly with its characteristic functions $a' = a_u + a_l, b' = b_u - a_l \uparrow b_l, c' = c_l \uparrow c_u - a_l$, as the following calculation shows.

$$(a_u, b_u, c_u) \otimes ((a_l, b_l, c_l) \oplus e) = a_u + (b_u \uparrow (a_l \uparrow (b_l \uparrow e \uparrow c_l)) \uparrow c_u) = (a_u + a_l) + ((-a_l + b_u \uparrow b_l) \uparrow c_l \uparrow -a_l + c_u)) = (a_u + a_l), (-a_l + b_u \uparrow b_l), (c_l \uparrow -a_l + c_u)) \otimes e$$

The triple and extended distributivity from the viewpoint of their tree structures are depicted in Fig. 3.1. We show the property of extended distributivity is equivalent to the condition for realizing the parallel tree contractions algorithm with respect to rose trees. Parallel tree contractions require two operations rake and compress are efficiently computed. The operation rake is to contract an edge between a leaf node and its parent. The operation compress is to contract the last remaining edge of an internal node. Once these treatments are possible, tree computations are performed in parallel (see Fig. 3.2).

**Theorem 3.2.** Assume computation of $\otimes$ and $\oplus$ requires constant time. Extended distributivity is equivalent to the conditions for parallel tree contractions with respect to rose trees.

**Proof.** [$\subseteq$] We are treating rose trees whose nodes have unbound degree. We assume leaves from outer positions into inner positions are gradually raked. A node with its value $a$ can be regarded as $(a, t_\otimes, t_\oplus)$. Take its leftmost subtree. Let $b$ be its computed value, and $y$ the computed value of the remaining siblings appearing on its right. The reduced value of the subtrees under $a$ is therefore $b \otimes y$. The rake operation is to merge $(a, t_\otimes, t_\oplus)$ with $b$, and returns $(a, b, t_\otimes)$ using associativity of the operator $\otimes$.

$$(a, t_\otimes, t_\oplus) \otimes (b \otimes y) = a \otimes (t_\otimes(b \otimes y) \otimes t_\oplus) = a \otimes (b \otimes y \otimes t_\oplus) = (a, b, t_\otimes) \otimes y$$
In terms of the value \( c \) of its rightmost leaf, the rake operation similarly succeeds to produce \((a, t_{\otimes}, c)\). The same arguments apply to the cases in which there are already raked values, namely \((b, a, c)\).

The compress operation is to merge a node \((a,b,c)\) with its subtree whose computed value can be written as \((a_l,b_l,c_l) \odot e\). This is what extended distributivity deals with, and we successfully have \((a',b',c') = (a_l,b_l,c_l) \odot ((a_l,b_l,c_l) \odot e)\).

\[\Rightarrow\] When extended distributivity holds, we have the implementation of the tree homomorphism based on tree contractions over a binary tree representation of rose trees [27].

4. Parallelized Algorithm. This section develops a parallel algorithm for tree homomorphism which satisfies extended distributivity. Our algorithm consists of three phases: (1) the first phase applies tree homomorphism toward segments (consecutive subsequences) as much as possible which is distributed to each processor; (2) after communications among processors the second phase performs further reduction using extended distributivity, producing a binary tree as a result whose internal nodes are specified as \(\text{triples}\), and size is less than twice of the number of processors; finally (3) the third phase reduces the binary tree into a single value.

As was used in Introduction, we set to use \(N\) to denote the number of nodes in the tree we apply computations to, and \(p\) the number of available processors. The serialized representation has therefore \(2N\) elements. During the explanation we assume \(p = 4\). Each processor is assumed to have \(O(N/p)\) local memory, and to be connected by a router that can send messages in a point-to-point manner. Our algorithm developed here involves all-to-all transactions; such a mechanism is available in MPI on many PC clusters. We assume BSP model [43, 33].

4.1. First phase. Each processor applies tree homomorphism to its given segment of size \(2N/p\). The process is summarized as Routine 4.1. This process leaves fragments of results, in arrays \(as_i\), \(bs_i\), \(cs_i\) and an integer \(d_i\) for each processor number \(i\). The array \(as_i\) is to keep the open elements without their corresponding close element. Each element of \(as_i\) can have subtrees before the next one in \(as_i\), and their reduced values are kept.
in \(bs_i\). Similar treatments are done to unmatched close elements, leaving values in \(cs_i\) (we remove unmatched close elements thanks to the absence of values). The integer \(d_i\) denotes the shallowest depth in processor \(i\). While both of elements in \(as_i\) and \(bs_i\) are listed in a descending manner, those of \(cs_i\) are in ascending manner; the initial elements of \(as_i\) and \(bs_i\) and the last one of \(cs_i\) are at height \(d_i\) (except for \(cs_0\) and \(cs_{p-1}\) whose last element at depth 0 is always \(\iota\) and therefore is set to be eliminated).

In Fig. 4.1 we show a case of the illustrating segment from the 10th element \((3, -1)\) to the 21st \((2, -6)\) of the sequence in Fig. 2.2. We have, as depicted:

\[
\begin{align*}
  cs &= [-1 + id(4), id(1), id(5)] \\
  as &= [2, -6], \\
  bs &= [-\infty, -\infty], \\
  d &= 1.
\end{align*}
\]

Please note that we regard absence of subtrees as an empty forest to which the tree homomorphism returns \(-\infty\), the unit of \(\uparrow\) (at depth 2 and 3 kept in \(bs\)). When we distribute the whole sequence in Fig. 2.2 evenly among four processors (6 elements for each), the results by this phase is shown in Fig. 4.2.

4.2. Second phase. The second phase matches data fragments kept in each processor into triples \((a, b, c)\) using communication between processors. Later, we reduce consecutive occurrences of triples into a value, or into one triple by extended distributivity.

When we look carefully at Fig. 4.3, we notice that 3 in \(as_0\) at depth 0 now has five parts at depth 1 as its children: the value 4 in \(bs_0\), a subtree spanning from processors 0 to 2 whose root is \(-5\) in \(as_0\), the value \(-\infty\) in \(cs_2\), a subtree from processor 2 to 3 whose root is 5 in \(as_2\), and the value \(-4\) in \(cs_3\). As these subtrees need reducing separately, we focus on the leftmost and the rightmost values in \(bs_0\) and \(cs_3\) (we leave the value \(-\infty\) in \(cs_2\) for the time being). We notice that the group of the value 3 in \(as_0\) with these two values in processors 0 and 3 forms a triple \((3, 4, -4)\).
Similarly, two elements in \(a_{s0}\) at depth 1 and 2, with two elements each in \(b_{s0}\) and \(c_{s2}\) at depth 2 and 3, respectively, form two triples \((-5, -\infty, 1)\) and \((6, -\infty, -\infty)\). The former triple indicates a tree that awaits the result of one subtree specified by the latter. This situation is what extended distributivity takes care of, and we can merge two triples (a sequence of triples in general) into one:

\[
(-5, -\infty, 1) \circ ((6, -\infty, -\infty) \circ e) \\
= ((-5 + 6), (-6 \uparrow -\infty), (-\infty \uparrow -6 + 1)) \circ e \\
= (1, -\infty, -5) \circ e
\]

for any \(e\). In this way, such groups of data fragments in two processors turn into one triple.

Groups from two adjacent processors are reduced into a single value without any missing subtrees in between. Instead of treating using extended distributivity, the values \(-2\) in \(a_{s0}\) and \(-1\) in \(a_{s1}\) at depth 3, and 5 in \(a_{s2}\) at depth 2 with their corresponding values in \(b_{s1}\) and \(c_{s_{i+1}}\) \((i = 0, 1, 2)\) turn into values \(id(-2) = -2, -1 + (4 \uparrow -\infty) = 3, id(5) = 5\), respectively.

We state the following lemma to tell the number of resulting groups in total.

**Lemma 4.1.** Given \(p\) processors. The second phase produces groups of the number at most \(2p - 3\).

Proof. For simplicity we first assume the shallowest depths \(d_i\) for \(0 < i < p - 1\) are disjoint for each other (both \(d_0\) and \(d_{p-1}\) are 0). Under this assumption the equality \(R_p = 2p - 3\) holds. Proof is given by mathematical induction.

Consider the case \(p = 2\). We immediately see that \(R_2 = 1 + 2 \cdot 2 - 3 = 0\). Assume \(R_i = 2i - 3\) holds for \(2 \leq i < p\), and we have \(p\) processors each of which holds the results by Routine 4.1. First, we need to observe that \(d_0 = d_{p-1} = 0\) and \(d_0 < d_i\) for \(0 < i < p - 1\), since we deal with well-formed trees only. By the assumption of disjoint \(d_i\) we can find \(0 < i < p\) such that \(d_i > d_j\) for \(0 < j < p, i \neq j\). Using the height \(d_i\), we find a group between processors 0 and \(p\); we continue investigation of groups for each of \(i + 1\) processors (from 0 to \(i\)) and \(p - i\) processors (from \(i\) to \(p - 1\)) with their initial height \(d_i\) instead of 0. Hence the following holds, using induction hypothesis.

\[
R_p = 1 + R_{i+1} + R_{p-1-i+1} \\
= 1 + (2(i + 1) - 3) + (2(p - i) - 3) \\
= 2p - 3
\]

Inequality appears in case there appear the same shallowest depths. For example, assume there are four processors, and processors 1 and 2 have the same peak depth, namely \(d_1 = d_2 > d_0 = d_3 = 0\). In this case, the groups are created between processors 0 and 3, 0 and 1, 1 and 2, 2 and 3. This partitioning produces 4 groups, one smaller than \(5 = 2 \cdot 4 - 3\). Generalization of this argument proves \(R_p \leq 2p - 3\).

This lemma guarantees that, the number of groups this phase produces is less than twice of the number of processors. Notice that the groups form a tree (Fig. 4.3, right). This observation enables us to have another explanation on the number of groups. Given \(p\) processors, we soon notice that there exist groups between two adjacent processors. They are regarded as leaves, without any missing subtrees in between. The number of
Variables: A stack is used whose top is referred as \( (p_s, d_s) \).

(1) Push the first pair \((0, 0)\) on a stack
(2) For each \( i \) in \( \{1, \ldots, p - 1\} \)
  (2-1) prepare a variable \( d \leftarrow \infty \).
  (2-2) while \( d_t < d_s \), produce \( M^{p_t, p_s}_{d_t, d_s} \); set \( d \leftarrow d_s \) and pop from the stack;
  (2-3) if \( d_t = d_s \), then produce \( M^{p_t, p_s}_{d_t, d_s} \) and \( M^{p_t, p_s}_{d_t, d_s} \); and pop from the stack; else produce \( M^{p_t, p_s}_{d_t, d_s} \).
(2-4) push \((i, d_t)\).
(3) Finally eliminate the last mating pair (that is \( M^{p_t, p_s}_{0,0} \)).

leaves are therefore one smaller than the processor numbers, namely \( p - 1 \). Other groups behave as internal nodes which have two or more subtrees (otherwise we can simplify two nodes of leaves are therefore one smaller than the processor numbers, namely \( p \). If there are \( p - 1 \) leaves we have \( p - 2 \) internal nodes. Hence the number of groups is no more than \( 2p - 3 \).

The Routine 4.2 figures out groups among processors. \( M^{p_t, p_s}_{[d_t, d_s]} \) denotes a group between processors \( p_t \) and \( p_s \) whose data fragments span from the depth \( d_t \) until \( d_s \) (\( \infty \) in \( d_t \) indicates “everything starting from \( d_t \)”).

This Routine inserts \( M^{p_t, p_s}_{[d_t, d_s]} \) as a dummy group in case the same \( d \) appear among more than two consecutive processors. It is assumed to be reduced into \( i \), a virtual left unit of \( \odot \) (namely \( i \odot \odot e = e \)). This routine produces \( 2p - 3 \) groups in the post-order traversal over the binary tree.

The remaining task in this phase is to perform data transactions of \( a_{si} \), \( bs_i \), \( cs_i \) among processors according to the groups information \( M^{p_t, p_s}_{[d_t, d_s]} \) and apply further computation toward each group. There can be a couple of approaches of data transaction. One simple idea is to transfer fragments of \( cs_i \) to their corresponding processors. When we apply computation for each group, the computed value at the shallowest depth \( d_p \) in each processor are associated to the group on their right for later computation by \( \odot \) (\( 8 \) in \( cs_1 \), \( -\infty \) in \( cs_2 \); see Fig. 4.3).

4.3. Third phase. This last phase compiles obtained triples or values and reduce them into a single value. As Fig. 4.3 shows, the obtained triples and values in the previous phase form a binary tree of size \( 2p - 3 \) (including dummies by \( M^{p_0, p_1}_{[0,0]} \)). We collect triples or values in one processor, and apply tree reduction in \( O(p) \) time.

4.4. Cost estimation. The whole procedures are summarized as Algorithm 4.1. As the summary of this section, we estimate the cost of this algorithm.

\( C_h, C_{cd}, \) and \( C_l \) are, respectively, the computational cost of tree homomorphism (using \( h' \), \( \odot \) and \( \oplus \)), that of merging two triples into one by extended distributivity using its characteristic functions, and that of groups generation by Routine 4.2. The length of an array \( xs \) is written as \( |xs| \). The cost ratio of communication compared to computation is written as \( g \), and \( L \) is the time required for barrier synchronization among all processors.

The cost is summarized in Table 4.1. Step (1) takes time linear to the data size in each processor. The memory requirement of this sequential procedure (Routine 4.1) is \( O(N/p) \) as well. The worst case in terms of the size of the results occurs when a sequence of only open (or close) elements is given, resulting in two arrays \( a_{si} \) and \( bs_i \) (or \( cs_i \)) of the length \( 2N/p \) for each. Step (2-2) takes \( O(p) \) time and space.

Step (2-3) requires detailed analysis. The cost depends on how each processor sends out its fragment of data. This depends on the size of \( cs_i \), namely \( |cs_i| \). When we analyze the worst case, it is possible that a processor sends out all of its \( cs_i \) whose size can be at most \( 2N/p \). Therefore the worst cost is estimated as \( g \cdot 2N/p \), and this is \( O(N/p) \).

Similar analysis applies to Step (2-4), by changing the viewpoint from the transmitter to the receiver. It is often the case that the computational cost \( C_{cd} \) is heavier than \( C_h \). The worst case occurs when the length of
Algorithm 4.1. The whole procedure of tree reduction.

**Input:** Assume the serialized representation of a tree of size $N$ (the length of the list is $2N$) is partitioned into $p$ sublists, which are distributed among processors $0, \ldots, p - 1$.

First phase:

1. Each processor sequentially performs tree computation using Routine 4.1, and produces arrays $as_i, bs_i, cs_i$ and the shallowest depth $d_i$.

Second phase:

2-1. All values of $d_i$ are shared through global communication using all-to-all transactions.
2-2. Each processor performs Routine 4.2 to figure out the structures groups have.
2-3. Each processor transmits fragments of $cs_i$ to their corresponding processor according to the information obtained in Step (2-2).
2-4. Each processor reduces groups into single values or single triples.

Third phase:

3-1. Values and triples obtained in Step (2-4) are collected to processor 0.
3-2. Processor 0 reduces the binary tree into the result.

<table>
<thead>
<tr>
<th>Step</th>
<th>computation</th>
<th>communication</th>
<th>synch.</th>
</tr>
</thead>
<tbody>
<tr>
<td>(1)</td>
<td>$C_1 \cdot (2N/p)$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(2-1)</td>
<td>$g \cdot p$</td>
<td>$L$</td>
<td></td>
</tr>
<tr>
<td>(2-2)</td>
<td>$C_3 \cdot p$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(2-3)</td>
<td>$\max_i {g \cdot</td>
<td>cs_i</td>
<td>}$</td>
</tr>
<tr>
<td>(2-4)</td>
<td>$C_{ed} \cdot \max_i {</td>
<td>as_i</td>
<td>}$</td>
</tr>
<tr>
<td>(3-1)</td>
<td>$\leq g \cdot p$</td>
<td>$L$</td>
<td></td>
</tr>
<tr>
<td>(3-2)</td>
<td>$C_h \cdot ( (2p - 3) - 1 )$</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

$as_i$ is $2N/p$, and when the groups in that processor behave as internal nodes, requiring computation of extended distributivity.

After Step (2-4) we have a binary tree of size $2p - 3$ whose nodes are distributed among $p$ processors. The processor 0 collects these results and applies the final final reduction. The cost for the final computation (3-2) is therefore $O(p)$.

We conclude this section by stating the following theorem.

**Theorem 4.2.** Tree homomorphism with extended distributivity has a BSP implementation with three supersteps of at most $O(p + N/p)$ communication cost for each.

5. Experiments. We performed experiments using our implementation using C++ and MPI. The environment we used was semi-uniform PC clusters which consist of 2.4GHz or 2.8GHz processors with 2GB memory each and are connected with Gigabit Ethernet. The compiler and MPI library are gcc 4.1.1 and MPICH 1.2.7. We tested the efficacy of our algorithm using two kinds of experiments. The first is a querying operations over given trees. These computations are specified as a tree homomorphism using operations over matrices of size $10 \times 10$. The second is what we have seen as the running example, namely $\maxPath$. The former examines the cases where heavy computation is involved, while the latter with simple computations will exhibit the communication costs which our algorithm introduces. We prepared trees of size $1,000,000$ in three types, namely (F) a flat tree, (M) a monadic tree, and (R) 10 examples of randomly generated trees. A flat tree of size $n$ is a tree with $n - 1$ leaves just below the root. A monadic tree is a tree-view of a list, and has internal nodes with just one subtree for each. We executed the program over each type using $2^i$ processors ($i = 0, \ldots, 6$). We
Table 5.1

<table>
<thead>
<tr>
<th>p</th>
<th>Random Trees (R)</th>
<th>Flat (F)</th>
<th>Monadic (M)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>dist.</td>
<td>comp.</td>
<td>min.</td>
</tr>
<tr>
<td>1</td>
<td>0.088</td>
<td>5.546</td>
<td>5.494</td>
</tr>
<tr>
<td>2</td>
<td>0.210</td>
<td>2.814</td>
<td>2.753</td>
</tr>
<tr>
<td>4</td>
<td>0.252</td>
<td>1.493</td>
<td>1.469</td>
</tr>
<tr>
<td>8</td>
<td>0.308</td>
<td>0.751</td>
<td>0.736</td>
</tr>
<tr>
<td>16</td>
<td>0.339</td>
<td>0.377</td>
<td>0.367</td>
</tr>
<tr>
<td>32</td>
<td>0.375</td>
<td>0.191</td>
<td>0.188</td>
</tr>
<tr>
<td>64</td>
<td>0.447</td>
<td>0.101</td>
<td>0.097</td>
</tr>
</tbody>
</table>

Fig. 5.1. Plots of Table 5.1 by total execution time (left) and by speedups of computation time (right)

repeated the same experiments five times, and their average times of the initial data distribution and of the computation itself ("dist." and "comp.", respectively) are summarized in the following tables (measurement in second). Randomly shaped trees (R) has various shapes and their computation time can naturally vary. The minimum and maximum are also put in Tables ("min." and "max.", respectively).

Table 5.1 shows the results of the first experiments of querying operations. As their plots in the left of Fig. 5.1 indicates, our algorithm exhibited good scalability. Results of (M) fell behind the other two. We can point out three reasons. The first reason is failure to use caches effectively. Routine 1 in (1) which uses arrays in a stack-like manner can enjoy caching effects when the corresponding open and close elements are located closely. The serialized representation of monadic trees is a sequence of open elements and a sequence of close elements afterwards. This hampers locality, and we can observe the penalties of high cache misses under a single processor $p = 1$ where no parallelization is taken place. The second reason is communication and computation cost in Steps (2-3) and (2-4). We cannot apply any computation with monadic trees at (1), and this step has to leave $as_i$, $bs_i$, and $cs_j$ intact with their length $2n/p$ ($0 \leq i < p/2$, $p/2 \leq j < p$). The third reason is communication anomalies when larger data are passed at Step (2-3). We will analyze this using the next experiments.

The results of the second experiments using our running example maxPath appear in Table 5.2. Since the required computations are quite cheap, improvements by parallelization are limited, and it does not pay off to perform parallelization for this data size. Instead, these experiments exhibit the cost of parallelization, especially that of data transactions. We make two notes on anomalies of communications. The first is that the variance of execution time becomes large as the number of processors increases. We observed that there were at large 10 msecs difference in execution time under $p = 64$. The flat trees has least communication and computation cost, but there appears inversion phenomena that our algorithm ran faster over random trees than over a flat tree ($p = 4, 8, 16$). The second is about congestion of network, which apparently happens toward the
Table 5.2
Execution times of the second experiments (maxPath, time in second)

<table>
<thead>
<tr>
<th>p</th>
<th>Random Trees (R)</th>
<th>Flat (F)</th>
<th>Monadic (M)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>dist.</td>
<td>comp.</td>
<td>min.</td>
</tr>
<tr>
<td>1</td>
<td>0.088</td>
<td>0.055</td>
<td>0.054</td>
</tr>
<tr>
<td>2</td>
<td>0.207</td>
<td>0.028</td>
<td>0.027</td>
</tr>
<tr>
<td>4</td>
<td>0.252</td>
<td>0.016</td>
<td>0.014</td>
</tr>
<tr>
<td>8</td>
<td>0.309</td>
<td>0.013</td>
<td>0.007</td>
</tr>
<tr>
<td>16</td>
<td>0.342</td>
<td>0.010</td>
<td>0.005</td>
</tr>
<tr>
<td>32</td>
<td>0.375</td>
<td>0.013</td>
<td>0.004</td>
</tr>
<tr>
<td>64</td>
<td>0.450</td>
<td>0.019</td>
<td>0.007</td>
</tr>
</tbody>
</table>

Fig. 5.2. Plots of Table 5.2 by total execution time (left) and by speedups of computation time (right)

monadic tree under $p = 64$. Monadic trees require Step (2-3) to transmit data of large size, but the amount of whole transmitted data through network does not change as $\sum_{i} |cs_i| = 2N/p + O(p)$ for any $p \geq 2$. Our algorithm with all-to-all transactions has to have vulnerability to the configuration and status of networks.

As a final note, it is natural that no difference existed in terms of costs of initial data distribution regardless of the shape of the trees.

6. Related Work. This section compares our proposed framework with related work. It mainly spans parallel tree contractions and list ranking algorithms, flattening transformation, parentheses matching, list homomorphism, and MapReduce-based implementation.

6.1. Parallel tree contractions. The parallel tree contractions algorithm, first proposed by Miller and Reif [34], are very important parallel algorithms for trees. Many researchers have devoted themselves to developing efficient implementations on various parallel models [18, 14, 1, 3, 31, 32, 16, 2]. Among researches based on shared memory environments, Gibbons and Rytter developed an optimal algorithm on CREW PRAM [18]; Abrahamson et al. developed an optimal and efficient algorithm in $O(n/p + \log p)$ on EREW PRAM [1].

Recently parallel tree contractions as well as list ranking, which serves the basis of parallel tree contractions, have been analyzed under the assumption of distributed memory environments. Mayr and Werchner showed $O([N/p] \log p)$ implementations on hypercubes or related hypercubic networks [31, 32]. Dehne et al. solved list ranking and tree contractions on CGM/BSP using $O(n/p \log p)$ parallel time [16]. Sibeyn proposed a list ranking algorithm which aimed at reduction of communication costs [40].

Our refined algorithm runs in $O(N/p + p)$ and is much improved result which comes close to the algorithms under PRAM model. The advantage of our algorithm is not limited to the theoretical aspect. As our experiments demonstrated, the data representation we employed suits current computer architectures which extensively relies on caching mechanism for fast execution. Linked structures, namely dynamic data structures, involve pointers
and their data fragments can scatter over the memory heap. Flexible though they are in terms of structure manipulation like insertion and deletion, scattered data can easily lack locality.

The second advantage is the cost and concerns of data distribution. In case we have sophisticated distribution approaches of tree structures we can employ the EREW-PRAM parallel tree contraction algorithm. One such technique is based on m-bridges [38]. This technique translates a binary tree into another binary tree in each of whose nodes locates a subtrees of the original tree partitioned into almost the same size. Our group has another implementation for parallel tree computation based on this approach [41, 29, 28, 26]. The drawback of the approach using m-bridge is its cost. When trees are kept distributively among processors, the algorithm for realizing m-bridges requires Euler tour and list ranking, which as a result spoils theoretical complexity and running time in total. It should be noted that the parallelized algorithm presented in this paper runs in $O(N/p + \rho)$. This cost is theoretically comparable to the EREW-PRAM parallel tree contractions algorithm, using ignorable cost and troubles of initial data distribution.

6.2. Nested parallelism and flattening transformation. Blelloch’s nested parallelism and the language NESL addresses the importance of data-parallel computation toward nested structures (often in the form of nested lists), where the length of each list can differ [6]. The idea proposed is flattening of the structures [7]. The importance of this problem domain ignited a lot of researches afterwards, theoretically and in real compilers [8, 39, 10].

Our idea presented in this paper is one instance of flattening transformation where segment descriptors are diffused into the flattened data. To cope with irregularity of tree structures we format trees into its serialized representation with an additional tags indicating the depth. The flattening of tree structures has already been researched. Prins and Palmer developed data-parallel language Proteus, and nesting trees were treated [37, 35]. Chakravarty and Keller extended the structure to involve trees and recursive data structures in general [24, 9]. Their computation framework, however, stayed to treat horizontal computation in parallel. As far as we are aware, this paper is the first to relate flattening transformations with the parallel tree contractions to derive parallelism in the vertical direction.

6.3. Parentheses matching. The process of our algorithm development much resembles parentheses matching algorithms, or the All Nearest Smaller Values Problems (often called ANSV for short). Their algorithms have been analyzed under CRCW PRAM [4], EREW PRAM [36], hypercube [25] and BSP [21]. The resemblance naturally comes from how tree structures are translated in sequence; the generation of groups in Routine 2 follows the process to find matching of ANSV developed in [4]. We have made a step forward to apply computation over the data structures. The implementation under BSP has complexity of $O(N/p + \rho)$. Our algorithm naturally has complexity comparable to it.

He and Huang analyzed that the cost of data transaction becomes constant toward sequences of random values [21]. Unfortunately this observation does not hold when we are to compute tree reductions. The first reason is that we have to transmit not only the information of shallowest depth $d_i$, but the computed results $c_i$, to realize reduction computations. Secondly, their style of analysis based on the assumption of random input does not apply since the serialized representation of trees has certain properties. For example, given a sequence $A = a_0, a_1, \ldots, a_{2n-1}$ which consists of open and close elements. In order to be a well-formed serialized representation, A has exactly $n$ open and $n$ close elements, and the number of open elements in any subsequence of A, namely $a_0, \ldots, a_i (i < 2n)$, has to be no less than that of close elements. While we haven’t developed qualitative analyses so far, the experiments using randomly generated trees in this paper indicates that the communication cost stays in a reasonable amount.

6.4. List homomorphism. List homomorphism is a model that plays an important role for developing efficient parallel programs [13, 19, 20, 22]. A function $h^L$ is a homomorphism if there exist an associative operator $\oplus$ and a unary function $g$ such that

\[ h^L(x \oplus y) = h^L x \odot h^L y, \]
\[ h^L [a] = g a. \]

This function can be efficiently implemented in parallel since it ideally suits for divide-and-conquer, bottom-up computation: a list is divided into two fragments $x$ and $y$ recursively, and the computations of $h^L x$ and
Efficient Parallel Tree Reductions on Distributed Memory Environments

$h^L y$ can be carried out in parallel. For instance, the function \textit{sum}, which computes the sum of all the elements in a list, is a homomorphism because the equations \textit{sum} \((x + y) = x + \text{sum } y\) and \textit{sum} \([a] = a\) hold. This indicates that we can reduce parallel programming into construction of list homomorphism.

In further detail, parallel environments for distributed lists evaluate list homomorphism in two phases after distribution of data: (a) the local computation at each processor (using \(g\) and \(\odot\)), and (b) the global computation among processors (using \(\odot\)). Assume the computation of \(g\) and \(\odot\) requires constant time. By evenly distributing consecutive elements to processors, the phase (a) takes \(O(n/p)\) cost. The phase (b) reduces these \(p\) values into a single value tree-recursively in \(\log p\) iterations. The total cost is therefore estimated as \(O(n/p + \log p)\).

Tree-recursive data communication, which is the basis of efficient execution for list homomorphism, however, seems restrictive for this problem. Its resulting complexity is, even with nested use of homomorphism, \(O(\log^2 n)\) for abundance of processors. We made a test implementation for this approach, and we observed the scalability was tamed much earlier: the speedup ratios from \(p = 16\) to 32, and from 32 to 64 using the first experiments of querying were, respectively, 1.81 and 1.26, and they did not catch up the respective ratios 1.97 and 1.89 obtained by the approach in this paper.

6.5. MapReduce-based Implementation. MapReduce is a framework for large-scale data processing proposed by Google [15], and its open-source implementation in Hadoop [44] is now widely used. Though the conventional programming model of MapReduce is for unordered data (sets), with some extension in Hadoop MapReduce we can deal with ordered data including serialized representation of trees. Recently, dealing XML documents on MapReduce has been studied actively. For example, Choi at al. developed an XML querying system on Hadoop MapReduce [11]. They also proposed algorithms for labeling XML trees with MapReduce [12]. It is worth noting that the idea similar to parentheses matching was used in the latter to process unmatching tags in XML fragments.

The serialized representation of trees and flexibility of partitioning in our approach is also suitable for the implementation of tree manipulations on MapReduce. Based on the earlier version of this work, Emoto and Imachi developed a MapReduce algorithm for tree reductions [17]. Furthermore, the algorithm was extended to tree accumulations by Matsuzaki and Miyazaki [30], which can be implemented with two-round MapReduce computation.

7. Concluding Remarks. In this paper we have developed a new approach for parallel tree reductions. The essence of our approach is to make good use of the serialized representation of trees in terms of initial data distribution and computation using high memory locality. The results by the local computation forms a binary tree of size less than twice of the number of processors and each node has size \(O(n/p)\). Our algorithm has a BSP implementation with three supersteps. Our test implementation showed good scalability in general, but we also observed network fluctuation under PC clusters.

This research will be improved in the following aspects. Our experiments exhibited good performance toward random inputs. It is an interesting mathematical question how much amount of transactions and computation we have to execute in Steps (2-3) and (2-4) in average. The flexibility in partitioning our representations will be beneficial under heterogeneous environments with different processor ability. After the process of \textit{group} generation, data can be reallocated among processors, regardless of their computational power. Theoretical support for these issues are needed.

Acknowledgment. This research was partially supported by the Ministry of Education, Culture, Sports, Science and Technology, Grant-in-Aid for Young Scientists (B), 17700026, 2005–2007.

REFERENCES


Efficient Parallel Tree Reductions on Distributed Memory Environments


Edited by: Frédéric Loulergue
Received: September 16, 2016
Accepted: January 17, 2017
EFFICIENT IMPLEMENTATION OF TREE SKELETONS
ON DISTRIBUTED-MEMORY PARALLEL COMPUTERS

KIMINORI MATSUZAKI

Abstract. Parallel tree skeletons are basic computational patterns that can be used to develop parallel programs for manipulating trees. In this paper, we propose an efficient implementation of parallel tree skeletons on distributed-memory parallel computers. In our implementation, we divide a binary tree to segments based on the idea of m-bridges with high locality, and represent local segments as serialized arrays for high sequential performance. We furthermore develop a cost model for our implementation of parallel tree skeletons. We confirm the efficacy of our implementation with several experiments.

Key words: Parallel skeletons, Tree, Cost model, Parallel programming

AMS subject classifications. 68N19, 68W10

1. Introduction. Parallel tree skeletons, first formalized by Skillicorn [33, 34], are basic computational patterns of parallel programs manipulating trees. By using parallel tree skeletons, we can develop parallel programs without considering low-level parallel implementation and details of parallel computers. There have been several studies on the systematic methods of developing parallel programs by means of parallel tree skeletons [6, 19, 21, 35, 36].

For efficient parallel tree manipulations, tree contraction algorithms have been intensively studied [1, 5, 24, 25, 38]. Many tree contraction algorithms were given on various parallel computational models, for instance, EREW PRAM [1], Hypercubes [24], and BSP/CGM [5]. Several parallel tree manipulations were developed based on the tree contraction algorithms [1, 7]. For tree skeletons, Gibbons et al. [11] developed an implementation algorithm based on tree contraction algorithms.

In this paper, we propose an efficient implementation of parallel tree skeletons for binary trees on distributed-memory parallel computers. Compared with the implementations so far, our implementation has three new features.

First, it has less overheads of parallelism. Locality is one of the most important properties in developing efficient parallel programs especially for distributed-memory computers. We adopt the technique of m-bridges [8, 30] in the basic graph theory to divide binary trees into segments with high locality.

Second, it has high sequential performance. The performance of sequential computation parts is as important as that of the communication parts. We represent a local segment as a serialized array and implement local computation in tree skeletons with loops rather than recursive functions.

Third, it has a cost model. We formalize a cost model of our parallel implementation. The cost model helps us to divide binary trees with good load balance.

We have implemented tree skeletons in C++ and MPI, and they are available as part of the skeleton library SkeTo [22]. We confirm the efficacy of our implementation of tree skeletons with several experiments.

This paper is organized as follows. In the following Sect. 2, we introduce parallel tree skeletons with two examples. In Sect. 3, we discuss the division of binary trees and representation of divided trees. In Sect. 4, we develop an efficient implementation and a cost model of tree skeletons on distributed-memory parallel computers. Based on this cost model, we discuss the optimal division of binary trees in Sect. 5. We then show several experiment results in Sect. 6. We review related work in Sect. 7, and make concluding remarks in Sect. 8.

2. Parallel Tree Skeletons.
2.1. Binary Trees. Binary trees are trees whose internal nodes have exactly two children. In this paper, leaves and internal nodes of a binary tree may have different types. The datatype of binary trees whose leaves have values of type α and internal nodes have values of type β is defined as follows.

\[
\text{data } BTree(\alpha, \beta) = BLeaf(\alpha) \\
\quad \mid BNode(BTree(\alpha, \beta), \beta, BTree(\alpha, \beta))
\]

Functions that manipulate binary trees can be defined by pattern matching. For example, function \text{root} that returns the value of the root node is as follows.

\[
\text{root :: } BTree(\alpha, \alpha) \rightarrow \alpha \\
\text{root}(BLeaf(\alpha)) = a \\
\text{root}(BNode(l, b, r)) = b
\]

2.2. Parallel Tree Skeletons. Parallel (binary-)tree skeletons are basic computational patterns manipulating binary trees in parallel. In this section, we introduce a set of basic tree skeletons proposed by Skillicorn [33, 34] with minor modifications for later discussion of their implementation (Fig. 2.1).

The tree skeleton \text{map} takes two functions \(k_l\) and \(k_r\) and a binary tree, and applies \(k_l\) to each leaf and \(k_r\) to each internal node. Though there are tree skeletons called \text{zip} or \text{zipwith} that take multiple trees of the same shape, we omit discussing them since computation of them is almost the same as that of the \text{map} skeleton.

The parallel skeleton \text{reduce} takes a function \(k\) and a binary tree, and collapses the tree into a value by applying the function \(k\) in a bottom-up manner. The parallel skeleton \text{uAcc} (upwards accumulate) is a shape-preserving manipulation, which also takes a function \(k\) and a binary tree and computes (\text{reduce} \(k\)) for each subtree.

The parallel skeleton \text{dAcc} (downwards accumulate) is another shape-preserving manipulation. This skeleton takes two functions \(g_l\) and \(g_r\), an accumulative parameter \(c\) and a binary tree, and computes a value for each node by updating the accumulative parameter \(c\) in a top-down manner. The update is done by function \(g_l\) for the left child, and by function \(g_r\) for the right child.

Since a straightforward divide-and-conquer computation according to the definition in Fig. 2.1 has computational cost linear to the height of the tree, it may be inefficient if the input tree is ill-balanced. To guarantee existence of efficient parallel implementations, we impose some conditions on the parameter functions of tree skeletons. The \text{map} skeleton requires no condition. For the \text{reduce}, \text{uAcc} and \text{dAcc} skeletons, we formalize the conditions for parallel implementations as existence of auxiliary functions satisfying a certain closure property.
The \textit{reduce} and \textit{uAcc} skeletons called with parameter function \( k \) require existence of four auxiliary functions \( \phi, \psi_n, \psi_l, \) and \( \psi_r \) satisfying the following equations.

\begin{align*}
\text{a:} & \quad k(l, b, r) = \psi_n(l, \phi(b), r) \\
\text{b:} & \quad \psi_n(\psi_n(x, l, y), b, r) = \psi_n(x, \psi_l(l, b, r), y) \\
\text{c:} & \quad \psi_n(l, b, \psi_n(x, r, y)) = \psi_n(x, \psi_r(l, b, r), y)
\end{align*}

Equations (2.1.b) and (2.1.c) represent the closure property that functions \( \psi_n, \psi_l, \) and \( \psi_r \) should satisfy. Function \( \phi \) lifts the computation of function \( k \) to the domain with closure property as in Equation (2.1.a). We denote the function \( k \) satisfying the condition as \( k = \langle \phi, \psi_n, \psi_l, \psi_r \rangle_u \).

The \textit{dAcc} skeleton called with parameter functions \( g_l \) and \( g_r \) requires existence of auxiliary functions \( \phi_l, \phi_r, \psi_u, \) and \( \psi_d \) satisfying the following equations.

\begin{align*}
\text{a:} & \quad g_l(c, b) = \psi_d(c, \phi_d(b)) \\
\text{b:} & \quad g_r(c, b) = \psi_d(c, \phi_r(b)) \\
\text{c:} & \quad \psi_d(\psi_d(c, b), b') = \psi_u(c, \psi_u(b, b'))
\end{align*}

Equation (2.2.c) shows the closure property that functions \( \psi_d \) and \( \psi_u \) should satisfy. As shown in Equations (2.2.a) and (2.2.b), computations of \( g_l \) and \( g_r \) are lifted up to the domain with closure property by functions \( \phi_l \) and \( \phi_r \), respectively. We denote the pair of functions \( \langle g_l, g_r \rangle \) satisfying the condition as \( \langle g_l, g_r \rangle = \langle \phi_l, \phi_r, \psi_u, \psi_d \rangle_d \).

\subsection*{2.3. Examples}

\textbf{Sum of Values.} Consider computing the sum of node values of a binary tree. We can define function \textit{sum} for this problem simply by using the \textit{reduce} skeleton.

\[
\text{sum} \ t = \text{reduce}(\text{add3}, t) \\
\text{where} \ \text{add3}(l, b, r) = l + b + r
\]

In this case, since the operator used is only the associative operator \(+\), we have \text{add3} = \langle \text{id}, \text{add3}, \text{add3}, \text{add3} \rangle_u, where \text{id} is the identity function.

\textbf{Prefix Numbering.} Consider numbering the nodes of a binary tree in the prefix traversing order. We can define function \textit{prefix} for this problem by using the tree skeletons \textit{map}, \textit{uAcc}, and \textit{dAcc} as follows. Note that the result of the \textit{uAcc} skeleton is a pair of number of nodes of left subtree and number of nodes for each node.

\[
\text{prefix} \ t = \text{let} \ t' = \text{uAcc}(k, \text{map}(f, \text{id}, t)) \\
\text{in} \ \text{dAcc}(g_l, g_r, 0, t') \\
\text{where} \ f(a) = (0, 1) \\
\quad k((l_1, l_2), b, (r_1, r_2)) = (l_1 + l_2 + 1 + r_1 + r_2) \\
\quad g_l(c, (b_1, b_2)) = c + 1 \\
\quad g_r(c, (b_1, b_2)) = c + b_1 + 1
\]

Similar to the case of \textit{sum}, auxiliary functions for the functions \( g_l \) and \( g_r \) are simply given as \( \langle g_l, g_r \rangle = \langle \lambda(b_l, b_s).1, \lambda(b_l, b_s).b_l + 1, +, + \rangle_d \). For function \( k \), auxiliary functions are given as follows by applying the derivation technique discussed in [21].

\[
k = \langle \phi, \psi_n, \psi_l, \psi_r \rangle \\
\text{where} \ \phi(b) = (1, 0, 0, 1) \\
\quad \psi_n((l_1, l_s), (b_0, b_1, b_2, b_3), (r_1, r_s)) \\
\quad \quad = (b_0 \times l_s + b_1 \times (l_s + 1 + r_s) + b_2, \ l_s + 1 + r_s + b_3) \\
\quad \psi_l((l_0, l_1, l_2, l_3), (b_0, b_1, b_2, b_3), (r_1, r_s)) \\
\quad \quad = (0, \ b_0 + b_1, \ (b_0 + b_1) \times l_3 + b_1 \times (1 + r_s) + b_2, \ l_3 + 1 + r_s + b_3) \\
\quad \psi_r((l_1, l_3), (b_0, b_1, b_2, b_3), (r_0, r_1, r_2, r_3, r)) \\
\quad \quad = (0, \ b_1 \times r_3 + b_0 \times l_3 + b_2 \times (1 + l_s) + b_2, \ r_2 + 1 + l_s + b_3)
\]
It is worth noting that the set of auxiliary functions is not unique. For example, we can define another set of auxiliary functions in which an intermediate value has a flag and two values.

In general, auxiliary functions are more complicated than the original function as we have seen in this example. This complexity of auxiliary functions would introduce overheads in the derived parallel algorithms.

3. Division of Binary Trees with High Locality. To develop efficient parallel programs on distributed-memory parallel computers, we need to divide data into smaller parts and distribute them to the processors. Here, the division of data should have the following two properties for efficiency of parallel programs. The first property is *locality*. The data distributed to each processor should be adjacent. If two elements adjacent in the original data are distributed to different processors, then we often need communications between the processors. The second property is *load balance*. The number of elements distributed to each processor should be nearly equal since the cost of local computation is often proportional to the number of elements.

It is easy to divide a list with these two properties, that is, for a given list of $N$ elements we simply divide the list into $P$ sublists each having $N/P$ elements. It is, however, difficult to divide a tree satisfying the two properties due to the nonlinear and irregular structure of binary trees.

In this section, we introduce a division of binary trees based on the basic graph theory [8, 30], and show how to represent the distributed tree structures for efficient implementation of tree skeletons.

3.1. Graph-Theoretic Results for Division of Binary Trees. We start by introducing some graph-theoretic results [8, 30]. Let $\text{size}(v)$ denote the number of nodes in the subtree rooted at node $v$.

**Definition 3.1 (m-Critical Node).** Let $m$ be an integer. A node $v$ is called an $m$-critical node, if

- $v$ is an internal node, and
- for each child $v'$ of $v$ inequality $\lceil \text{size}(v)/m \rceil > \lceil \text{size}(v')/m \rceil$ holds.

The $m$-critical nodes divide a tree into sets of adjacent nodes (m-bridges) as shown in Fig. 3.1.

**Definition 3.2 (m-Bridge).** Let $m$ be an integer. An $m$-bridge is a set of adjacent nodes divided by $m$-critical nodes, that is, a largest set of adjacent nodes in which $m$-critical nodes are only at the root or bottom.

In the following of this paper, we assume that each local segment given by dividing a tree is an $m$-bridge. The global structure of $m$-bridges also forms a binary tree.

The $m$-critical nodes and the $m$-bridges have several important properties. The following two lemmas show properties of the $m$-critical nodes and the $m$-bridges in terms of the global shape of them.

**Lemma 3.3.** If $v_1$ and $v_2$ are $m$-critical nodes then their least common ancestor is also an $m$-critical node.

**Lemma 3.4.** If $B$ is an $m$-bridge of a tree then $B$ has at most one $m$-critical node among the leaves of it.

The root node in each $m$-bridge, except the $m$-bridge that includes the global root node, is an $m$-critical node. If we remove the root $m$-critical node if it exists, it follows from Lemma 3.4 and Definition 3.2 that the $m$-bridge has at most one $m$-critical node at its bottom.
The following three lemmas are related to the number of nodes in an \( m \)-bridge and the number of \( m \)-bridges in a tree. Note that the first two lemmas hold on general trees while the last lemma only holds on binary trees.

**Lemma 3.5.** The number of nodes in an \( m \)-bridge is at most \( m + 1 \).

**Lemma 3.6.** Let \( N \) be the number of nodes in a tree then the number of \( m \)-critical nodes in the tree is at most \( 2N/m - 1 \).

**Lemma 3.7.** Let \( N \) be the number of nodes in a binary tree then the number of \( m \)-critical nodes in the binary tree is at least \((N/m - 1)/2\).

Let \( N \) be the number of nodes and \( P \) be the number of processors. In the previous studies [8, 18, 30], we divided a tree into \( m \)-bridges using the parameter \( m \) given by \( m = 2N/P \). Under this division we obtain at most \((2P - 1) m \)-bridges and thus each processor handles at most two \( m \)-bridges. Of course this division enjoys high locality, but it has poor load balance since the maximum number of nodes passed to a processor may be \( 2N/P \), which is twice of that for the best load-balancing case.

In Sect. 5, we will adjust the value \( m \) for better division of binary trees based on the cost model of tree skeletons. The idea is to divide a binary tree into more \( m \)-bridges using smaller \( m \) so that we obtain enough load balance while keeping the overheads caused by loss of locality small.

### 3.2. Data Structure for Distributed Segments

The performance of the sequential computation parts is as important as that of the communication parts.

Generally speaking, tree structures are often implemented using pointers or references. There are, however, two problems in this implementation for large-scale tree applications. First, much memory is required for pointers. Considering trees of integers or real numbers, for example, we can see that the pointers use as much memory as the values do. Furthermore, if we allocate nodes one by one, more memory is consumed to enable each of them to be deallocated. Second, locality is often lost. Recent computers have a cache hierarchy to bridge the gap between the CPU speed and the memory speed, and cache misses greatly decrease the performance especially in data-intensive applications. If we allocate nodes from here and there then the probability of cache misses increases.

To resolve these problems, we represent a binary tree with arrays. We represent a tree divided by the \( m \)-bridges using one array \( gt \) for the global structure and one array of arrays \( segs \) for the local segments, each of which is given by serializing the tree in the order of prefix traversal. Note that arrays in \( segs \) are distributed among processors, while each local segment exists in only one processor. Figure 3.2 illustrates the array representation of a distributed tree. Since adjoining elements are aligned one next to another in this representation, we can reduce cache misses.

![Figure 3.2](image.png)

**Fig. 3.2.** Array representation of divided binary trees. Each local segment of \( segs \) is assigned to one of processors and is not shared. Labels \( L \), \( N \) and \( C \) denote a leaf, a normal internal node, and an \( m \)-critical node, respectively. Each \( m \)-critical node is included in the parent segment.

We introduce some notations for the discussion of implementation algorithms in the next section. Some values may be attached to the global structure, and we write \( gt[i] \) to access to the value attached to \( i \)th element of global structure. If \( i \)th segment in \( segs \) is distributed on \( p \)th processor, we denote \( pr(i) = p \). For a given serialized array for a segment \( seg \), we use \( seg[i] \) to denote the \( i \)th value in the serialized array, and use isLeaf(\( seg[i] \)), isNode(\( seg[i] \)) and isCritical(\( seg[i] \)) to check whether the \( i \)th node is a leaf, an internal node, and an \( m \)-critical node, respectively. Function isRoot(\( p \)) checks if the processor \( p \) is the root processor or not.
Table 4.1
Parameters of the cost model.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_p(f)$</td>
<td>Computational time of function $f$ using $p$ processors</td>
</tr>
<tr>
<td>$N$</td>
<td>The number of nodes in the input tree</td>
</tr>
<tr>
<td>$P$</td>
<td>The number of processors</td>
</tr>
<tr>
<td>$m$</td>
<td>The parameter for $m$-critical nodes and $m$-bridges</td>
</tr>
<tr>
<td>$M$</td>
<td>The number of segments given by division of trees</td>
</tr>
<tr>
<td>$L_i$</td>
<td>The number of nodes in the $i$th segment</td>
</tr>
<tr>
<td>$D_i$</td>
<td>The depth of the $m$-critical node in the $i$th segment</td>
</tr>
<tr>
<td>$c_\alpha$</td>
<td>The time needed for communicating one data of type $\alpha$</td>
</tr>
<tr>
<td>$</td>
<td>\alpha</td>
</tr>
</tbody>
</table>

4. Implementation and Cost Model of Tree Skeletons. In this section, we show an implementation and a cost model of the tree skeletons on distributed-memory parallel computers. We implement the local computation in tree skeletons using loops and stacks on the serialized arrays, which play an important role in reducing the cache misses and achieving high performance in the sequential computation parts.

We define several parameters for discussion of the cost model (Table 4.1). We assume a homogeneous distributed-memory environment as the computation environment. The computational time of function $f$ executed with $p$ processors is denoted by $t_p(f)$. In particular, $t_1(f)$ denotes the cost of sequential computation of $f$. Parameter $N$ denotes the number of nodes, and $P$ denotes the number of processors. Parameter $m$ is used for $m$-critical nodes and $m$-bridges, and $M$ denotes the number of segments after the division. For the $i$th segment, in addition to the parameter of the number of nodes $L_i$, we introduce parameter $D_i$ indicating the depth of the critical node. Parameter $c_\alpha$ denotes the communication time for a value of type $\alpha$. The size of a value of type $\alpha$ is denoted by $|\alpha|$.

The cost of tree skeletons can be uniformly given as the sum of the maximum local-computation cost and the global-computation cost as follows.

$$\max_p \sum_{pr(i)=p} (L_i \times t_l + D_i \times t_d) + M \times t_m$$

In the expression of the cost, $\sum_{pr(i)=p}$ denotes the summation of cost for local segments associated to processor $p$. The parameter $t_l$ indicates the cost of computation that is applied to each node in a segment, the parameter $t_d$ indicates the cost of computation that is applied to the nodes on the path from the root to the $m$-critical node, and the parameter $t_m$ denotes the communication cost required for each segment.

In fact, we can extend the implementation of tree skeletons and the cost model to the bulk-synchronous parallel (BSP) model [37]. The cost of a BSP algorithm is given by the sum of costs of supersteps, which consists of local computation followed by communication and barrier synchronization. The cost of a superstep is given by an expression of the form $w + hg + l$ where $w$ is the maximum cost of local computation, $h$ is the size of messages, $g$ is the cost of communicating a message of size one, and $l$ is the cost of the barrier synchronization. Note that for the parameter $g$ we have $c_\alpha = |\alpha|g$ for any type $\alpha$.

4.1. Map. Since there is no dependency among nodes in the computation of the map skeleton, we can implement the map skeleton by applying function MAP_LOCAL to each local segment, where the MAP_LOCAL function applies function $k_l$ to each leaf and function $k_n$ to each internal node and the $m$-critical node in a local segment. The implementation of the map skeleton is given in Fig. 4.1.

In a local segment with $L_i$ nodes, the number of leaves is at most $L_i/2 + 1$ and the number of internal nodes including the $m$-critical node is at most $L_i/2 + 1$. Ignoring small constants we can specify the computational cost of the MAP_LOCAL function as

$$t_1(MAP\_LOCAL) = \frac{L_i}{2} \times t_1(k_l) + \frac{L_i}{2} \times t_1(k_n).$$
local
local
local
local
local
local
local
to the root processor. The communication cost is given by the number of leaf segments of type $\alpha$. Thus, the BSP cost is given as follows.

$$t_P(\text{map}(k_1, k_n, (gt, segs)))$$

for $i \leftarrow 0 \text{ to } gt.size - 1$: begin
  if $\text{pr}(i) == p$ then $\text{segs}'[i] \leftarrow \text{MAP}_\text{LOCAL}(k_1, k_n, \text{segs}[i])$; endif
end
return $(gt, \text{segs}')$;

$$\text{MAP}_\text{LOCAL}(k_1, k_n, \text{seg})$$

for $i \leftarrow 0 \text{ to } \text{seg.size} - 1$: begin
  if isLeaf($\text{seg}[i]$) then $\text{seg}'[i] \leftarrow k_1(\text{seg}[i])$; endif
  if isNode($\text{seg}[i]$) then $\text{seg}'[i] \leftarrow k_2(\text{seg}[i])$; endif
  if isCritical($\text{seg}[i]$) then $\text{seg}'[i] \leftarrow k_3(\text{seg}[i])$; endif
end
return $\text{seg}'$;

Fig. 4.1. Implementation of map skeleton.

The cost of the map skeleton is as follows.

$$t_P(\text{map}(k_1, k_n, t)) = \max_p \sum_{pr(i) == p} L_i \times \frac{t_1(k_i) + t_1(k_n)}{2}$$

On the BSP model, we can implement the map skeleton with a single superstep without communication. Thus, the BSP cost is given as follows.

$$t_P^{(\text{BSP})}(\text{map}(k_1, k_n, t)) = \max_p \sum_{pr(i) == p} L_i \times \frac{t_1(k_i) + t_1(k_n)}{2} + l$$

4.2. Reduce. We then show an implementation and its cost of the reduce skeleton called with function $k$ and auxiliary functions $\phi = (\phi, \psi_n, \psi_l, \psi_r)_n$. Let the input binary tree have type $B\text{Tree}(\alpha, \beta)$ and intermediate values for auxiliary functions have type $\gamma$. The implementation of the reduce skeleton is shown in Fig. 4.2.

Step 1. Local Reduction. The bottom-up computation of the reduce skeleton can be computed by a traversal on the array from right to left using a stack for the intermediate results. Firstly we apply $\text{REDUCE}_\text{LOCAL}$ function to each local segment to reduce it to a value. In the $\text{REDUCE}_\text{LOCAL}$ function,

- we apply functions $\phi$ and either $\psi_l$ or $\psi_r$ to the $m$-critical node and its ancestors, and
- we apply function $k$ to the other internal nodes.

Here, applying the function $k$ is cheaper than applying function $\phi$ and $\psi_n$, even though $k(l, n, r) = \psi_n(l, \phi(n), r)$ holds with respect to the results of functions. To specify where the $m$-critical node or its ancestor is in the stack, we use a variable $d$ that indicates the position. Note that in the computation of the $\text{REDUCE}_\text{LOCAL}$ function, at most one element in the stack has the value of the $m$-critical node or its ancestors.

In this step, functions $\phi$ and either $\psi_l$ or $\psi_r$ are applied to the $m$-critical node and its ancestors ($D_l$ nodes) and function $k$ is applied to the other internal nodes ($\left(\frac{M_i}{2} - D_l\right)$ nodes). Thus, the cost of $\text{REDUCE}_\text{LOCAL}$ is given as follows.

$$t_1(\text{REDUCE}_\text{LOCAL}) = D_l \times (t_1(\phi) + \max(t_1(\psi_l), t_1(\psi_r))) + \left(\frac{L_i}{2} - D_l\right) \times t_1(k)$$

Step 2. Gathering Local Results to Root Processor. In the second step, we gather the local results to the root processor. The communication cost is given by the number of leaf segments of type $\alpha$ and the number of internal segments of type $\gamma$.

$$t_P(\text{Step 2}) = \frac{M}{2} \times c_\alpha + \frac{M}{2} \times c_\gamma$$

Let the gathered values be put in array $gt$ on the root processor after this step.
reduce\((k, (gt, segs))\) where \(k = \langle \phi, \psi_n, \psi_l, \psi_r \rangle_u\)

for \(i \leftarrow 0\) to \(gt\).size - 1 begin
  if \(pr(i) = p\) then \(gt[i] \leftarrow \text{REDUCE\_LOCAL}(k, \phi, \psi_l, \psi_r, segs[i])\); endif
end

gather to \(root(gt)\);
if isRoot(p) then return \(\text{REDUCE\_GLOBAL}(\psi_n, gt)\); endif

\text{REDUCE\_LOCAL}(k, \phi, \psi_l, \psi_r, seg)

stack \leftarrow \emptyset; d \leftarrow -\infty;
for \(i \leftarrow seg\).size - 1 to 0 begin
  if isLeaf(seg[i]) then stack \leftarrow seg[i]; d \leftarrow d + 1; endif
  if isNode(seg[i]) then
    lv \leftarrow stack; rv \leftarrow stack;
    if \(d == 0\) then stack \leftarrow \psi_l(lv, \phi(seg[i]), rv); endif
    else if \(d == 1\) then stack \leftarrow \psi_r(lv, \phi(seg[i]), rv); d \leftarrow 0;
    else stack \leftarrow k(lv, seg[i], rv); d \leftarrow d - 1;
  endif
  if isCritical(seg[i]) then stack \leftarrow \phi(seg[i]); d \leftarrow 0; endif
end
top \leftarrow stack; return top;

\text{REDUCE\_GLOBAL}(\psi_n, gt)

stack \leftarrow \emptyset;
for \(i \leftarrow gt\).size - 1 to 0 begin
  if isLeaf(gt[i]) then stack \leftarrow gt[i]; endif
  if isNode(gt[i]) then lv \leftarrow stack; rv \leftarrow stack; stack \leftarrow \psi_n(lv, gt[i], rv); endif
end
top \leftarrow stack; return top;

\textbf{Fig. 4.2. Implementation of reduce skeleton}

\textbf{Step 3. Global Reduction on Root Processor.} Finally, we compute the result of the \text{reduce} skeleton by applying the \text{REDUCE\_GLOBAL} function to the array of local results. This computation is performed on the root processor. We compute the result by applying \(\psi_n\) for each internal node in a bottom-up manner, which is implemented by a traversal with a stack on the array of the global structure from right to left.

In this step the function \(\psi_n\) is applied to each internal segment and the cost of \text{REDUCE\_GLOBAL} is

\[t_1(\text{REDUCE\_GLOBAL}) = \frac{M}{2} \times t_1(\psi_n).\]

In summary, the cost of the \text{reduce} skeleton is given as follows.

\[t_P(\text{reduce} k) = \max_{p} \sum_{pr(i)=p} t_1(\text{REDUCE\_LOCAL}) + t_P(\text{Step 2}) + t_1(\text{REDUCE\_GLOBAL})\]

\[= \max_{p} \sum_{pr(i)=p} \left( \frac{L_i}{2} \times t_1(k) + D_i \times (-t_1(k) + t_1(\phi) + \max(t_1(\psi_l), t_1(\psi_r))) \right) + M \times \frac{c_\alpha + c_\gamma + t_1(\psi_n)}{2}\]

On the BSP model, we can implement the \text{reduce} skeleton with two supersteps: one consists of Steps 1 and...
2; the other consists of Step 3. Thus, the BSP cost is given as follows.
\[
t_p^{(BSP)}(\text{reduce } k) = \max_p \sum_{pr(i)=p} \left( L_i \times t_1(k) \right) + D_i \times \left( -t_1(k) + t_1(\phi) + \max(t_1(\psi_l), t_1(\psi_r)) \right) + M \times t_1(\psi_n)/2 + M \times \frac{|\alpha| + |\gamma|}{2} \times g + 2l
\]

4.3. Upwards Accumulate. Next, we develop an implementation of the \textit{uAcc} skeleton called with function \( k \) and auxiliary functions \( k = (\phi, \psi_n, \psi_l, \psi_r)_u \). Similar to the \textit{reduce} skeleton, let the type of input binary tree be \text{BTree}(\alpha, \beta) \) and the type of intermediate values be \( \gamma \). The implementation of the \textit{uAcc} skeleton is shown in Fig. 4.3.

Step 1. Local Upwards Accumulation. In the first step, we apply function \textit{uAcc\_LOCAL} to each segment and compute local upwards accumulation and reduction. This function puts the intermediate results to array \( \text{seg}' \) if a node has no \( m \)-critical node as descendants, since the result value is indeed the result of the \textit{uAcc} skeleton. This function puts nothing to array \( \text{seg}' \) if a node is either the \( m \)-critical node or an ancestor of the \( m \)-critical node. Returned values are the result of local reduction and the array \( \text{seg}' \).

In the computation of the \textit{uAcc\_LOCAL} function, \( \phi \) and either of \( \psi_l \) or \( \psi_r \) are applied to each node of the \( m \)-critical node and its ancestors \((D_i \text{ nodes}), \) and \( k \) is applied to the other internal nodes \((|L_i/2 - D_i| \text{ nodes})\). We obtain the cost of the \textit{uAcc\_LOCAL} function as
\[
t_1(\text{uAcc\_LOCAL}) = D_i \times (t_1(\phi) + \max(t_1(\psi_l), t_1(\psi_r))) + \left( \frac{L_i}{2} - D_i \right) \times t_1(k).
\]

Note that this cost is the same as that of \textit{REDUCE\_LOCAL} function.

Step 2. Gathering Results of Local Reductions to Root Processor. In the second step, we gather the results of the local reductions on the global structure \( gt \) of the root processor. From each leaf segment a value of type \( \alpha \) is transferred, and from each internal segment a value of type \( \gamma \) is transferred. Since the number of leaf segments and the number of internal segments are \( M/2 \) respectively, the communication cost of the second step is
\[
t_p(\text{Step 2}) = M \times c_\alpha + M \times c_\gamma.
\]

Step 3. Global Upward Accumulation on Root Processor. In the third step, we compute the upwards accumulation for the global structure \( gt \) on the root processor. Function \textit{uAcc\_GLOBAL} performs sequential upwards accumulation using function \( \psi_n \). In \textit{uAcc\_GLOBAL}, we apply function \( \psi_n \) to each internal segment of \( gt \), and the cost of the third step is given as
\[
t_1(\text{uAcc\_GLOBAL}) = M \times t_1(\psi_n).
\]

Step 4. Distributing Global Result. In the fourth step, we send the result of global upwards accumulation to processors, where two values are sent to each internal segment and no values are sent to each leaf segment. Since all the values have type \( \alpha \) after the global upwards accumulation, the communication cost of the fourth step is given as
\[
t_p(\text{Step 4}) = M \times c_\alpha.
\]

Step 5. Local Updates for Each Internal Segment. In the last step, we apply function \textit{uAcc\_UPDATE} to each internal segment. At the beginning of the function, the two values pushed in the previous step are pushed to the stack. These two values correspond to the results of children of the \( m \)-critical node. Note that in the last step we only compute the missing values in the segment \( \text{seg}' \), which is given in the local upwards accumulation (Step 1).
uAcc\(k, (gt, segs))\) where \(k = (\phi, \psi_n, \psi_l, \psi_r)\)

for \(i \leftarrow 0\) to \(gt.size - 1\) begin
  if \(pr(i) == p\) then \((gt[i], segs'[i]) \leftarrow \text{UACC\_LOCAL}(k, \phi, \psi_l, \psi_r, segs[i])\); end
end

\text{gather\_to\_root}(gt)

if isRoot(p) then \(gt' \leftarrow \text{UACC\_GLOBAL}(\psi_n, gt)\); endif

distribute\_from\_root(gt')

for \(i \leftarrow 0\) to \(gt.size - 1\) begin
  if \(pr(i) == p \land \text{isNode}(gt'[i])\) then
    segs'[i] \leftarrow \text{UACC\_UPDATE}(k, segs[i], segs'[i], gt'[i])
  endif
end

return \((gt', segs')\)

\text{UACC\_LOCAL}(k, \phi, \psi_l, \psi_r, seg)

\(stack \leftarrow \emptyset; d \leftarrow -\infty;\)

for \(i \leftarrow seg.size - 1\) to 0 begin
  if isLeaf(seg[i]) then \(seg'[i] \leftarrow seg[i]; stack \leftarrow seg'[i]; d \leftarrow d + 1;\) endif
  if isNode(seg[i]) then
    \(lv \leftarrow stack; rv \leftarrow stack;\)
    if \(d == 0\) then \(seg'[i] \leftarrow \psi_l(lv, \phi(seg[i]), rv); d \leftarrow 0;\) else if \(d == 1\) then \(seg'[i] \leftarrow \psi_r(lv, \phi(seg[i]), rv); d \leftarrow 0;\) else \(seg'[i] \leftarrow k(lv, seg[i], rv); stack \leftarrow seg'[i]; d \leftarrow d - 1;\) endif
  endif
  if isCritical(seg[i]) then \(seg'[i] \leftarrow \phi(seg[i]); d \leftarrow 0;\) endif
end

top \leftarrow stack; return(top, seg');

\text{UACC\_GLOBAL}(\psi_n, gt)

\(stack \leftarrow \emptyset;\)

for \(i \leftarrow gt.size - 1\) to 0 begin
  if isLeaf(gt[i]) then \(gt'[i] \leftarrow gt[i];\) endif
  if isNode(gt[i]) then \(lv \leftarrow stack; rv \leftarrow stack; gt'[i] \leftarrow \psi_n(lv, gt[i], rv);\) endif
  stack \leftarrow gt[i];
end

return(gt');

\text{UACC\_UPDATE}(k, seg, seg', (lc, rc))

\(stack \leftarrow \emptyset; stack \leftarrow rc; stack \leftarrow lc; d \leftarrow -\infty;\)

for \(i \leftarrow seg.size - 1\) to 0 begin
  if isLeaf(seg[i]) then \(stack \leftarrow seg'[i]; d \leftarrow d + 1;\) endif
  if isNode(seg[i]) then
    \(lv \leftarrow stack; rv \leftarrow stack;\)
    if \(d == 0\) then \(seg'[i] \leftarrow k(lv, seg[i], rv); stack \leftarrow seg'[i];\) else if \(d == 1\) then \(seg'[i] \leftarrow k(lv, seg[i], rv); stack \leftarrow seg'[i]; d \leftarrow 0;\) else \(stack \leftarrow seg'[i]; d \leftarrow d - 1;\) endif
  endif
  if isCritical(seg[i]) then \(lv \leftarrow stack; rv \leftarrow stack; seg'[i] \leftarrow k(lv, seg[i], rv); stack \leftarrow seg'[i]; d \leftarrow 0;\) endif
end

return(seg');

Fig. 4.3. Implementation of \text{uAcc} skeleton

K. Matsuzaki
In this step, function $k$ is applied to the nodes on the path from the $m$-critical node to the root node for each internal segment. Noting that the depth of the $m$-critical nodes is $D_i$, we can give the cost of $uAcc\_update$ as

$$t_1(uAcc\_update) = D_i \times t_1(k).$$

In summary, using the functions defined so far, we can implement the $uAcc$ skeleton. The cost of the $uAcc$ skeleton is given as follows.

$$t_p(uAcc(k, t)) = \max_p \sum_{p_{rt}(i)=p} t_1(uAcc\_local) + t_p(\text{Step 2}) + t_1(uAcc\_global) + t_p(\text{Step 4}) + \max_p \sum_{p_{rt}(i)=p} t_1(uAcc\_update)$$

$$= \max_p \sum_{p_{rt}(i)=p} \left( L_i \times \frac{t_1(k)}{2} + D_i \times (t_1(\phi) + \max(t_1(\psi_l), t_1(\psi_r))) \right)$$

$$+ M \times (3c_\alpha + c_\gamma + t_1(\psi_n))/2$$

On the BSP model, we can implement the $uAcc$ skeleton with three supersteps: the first one consists of Steps 1 and 2; the second one consists of Steps 3 and 4; the last one consists of Step 5. Thus, the BSP cost is given as follows.

$$t_p(\text{BSP})(uAcc \ k) = \max_p \sum_{p_{rt}(i)=p} \left( L_i \times \frac{t_1(k)}{2} + D_i \times (t_1(\phi) + \max(t_1(\psi_l), t_1(\psi_r))) \right)$$

$$+ M \times t_1(\psi_n)/2 + M \times (3|\alpha| + |\gamma|)/2 \times g + 3l$$

4.4. Downwards Accumulate. Finally, we develop an implementation and the cost of the $dAcc$ skeleton called with a pair of functions $(g_l, g_r)$ and auxiliary functions $(g_t, g_r) = (\phi_l, \phi_r, \psi_u, \psi_d)$. Let the input binary tree have type $BTree(\alpha, \beta)$, the accumulative parameter $c$ have type $\gamma$, and the intermediate values for auxiliary functions have type $\delta$. The implementation of the $dAcc$ skeleton is shown in Fig. 4.4.

Step 1. Computing Local Intermediate Values. In the first step, we compute for each internal segment two local intermediate values, which are used in updating the accumulative parameter from the root node to the both children of the $m$-critical node. To minimize the computation cost, we first find the $m$-critical node and then compute two values only on the path from the root node to the $m$-critical node. We implement this computation by function $dAcc\_Path$, in which the computation is done by a traversal on the array from right to left with an integer $d$ instead of a stack. Two variables $toL$ and $toR$ are the intermediate values.

In this step we apply $\psi_r$ twice and either $\phi_l$ or $\phi_r$ for each of the ancestors of the $m$-critical nodes ($D_i$ nodes). Omitting some small constants, the cost of the $dAcc\_Path$ function is given as

$$t_1(dAcc\_Path) = D_i \times (\max(t_1(\phi_l), t_1(\phi_r)) + 2t_1(\psi_u)).$$

Step 2. Gathering Local Results to Root Processor. In the second step, we gather the local results of the internal segments to the root processor. Since the two intermediate values have type $\delta$ and the number of internal segments is $M/2$, the communication cost in the second step is given as

$$t_p(\text{Step 2}) = M \times c_\delta.$$

The pair of local results from each internal segment is put to the array of the global tree structure $gt$.

Step 3. Global Downwards Accumulation. In the third step, we compute global downwards accumulation on the root processor. We implement this global downwards accumulation $dAcc\_Global$ with a forward traversal using a stack. Firstly, the initial value of accumulative parameter is pushed to the stack, and then the
accumulative parameter in the stack is updated with the pair of local results given in the previous step. The result of global accumulation is the accumulative parameter passed to the root node for each segment.

The dAcc\_GLOBAL function applies function $\psi_d$ twice for each internal segment in the global structure. The computational cost of the dAcc\_GLOBAL function is

$$t_1(\text{dAcc\_GLOBAL}) = M \times t_1(\psi_d) .$$

**Step 4. Distributing Global Result.** In the fourth step, we distribute the result of global downwards accumulation to the corresponding processor. Since each result of global downwards accumulation has type $\gamma$, the communication cost of the fourth step is

$$t_p(\text{step 4}) = M \times c_\gamma .$$

**Step 5. Local Downwards Accumulation.** Finally, we compute local downwards accumulation for each segment. The initial value $c'$ of the accumulative parameter is given in the previous step. Note that the definition of dAcc\_LOCAL function is just the same as the sequential version of the downwards accumulation on the serialized array if we assume the $m$-critical node as a leaf.

The local downwards accumulation applies functions $g_l$ and $g_r$ for each internal node. Since the number of the internal nodes is $L_i / 2$, the computational cost of the dAcc\_LOCAL function is given as

$$t_1(\text{dAcc\_LOCAL}) = \frac{L_i}{2} \times (t_1(g_l) + t_1(g_r)) .$$

Summarizing the discussion so far, the cost of the dAcc skeleton is given as follows.

$$t_P(\text{dAcc}) = \max_p \sum_{\text{pr}(i)=p} t_1(\text{dAcc\_PATH}) + t_P(\text{Step 2}) + t_1(\text{dAcc\_GLOBAL})$$

$$+ t_P(\text{Step 4}) + \max_p \sum_{\text{pr}(i)=p} t_1(\text{dAcc\_LOCAL})$$

$$= \max_p \sum_{\text{pr}(i)=p} \left( L_i \times \left( \frac{t_1(g_l) + t_1(g_r)}{2} + D_i \times (\max(t_1(\phi_l), t_1(\phi_r)) + 2t_1(\psi_u)) \right) \right)$$

$$+ M \times (c_d + t_1(\psi_d) + c_\gamma)$$

On the BSP model, we can implement the dAcc skeleton with three supersteps: the first one consists of Steps 1 and 2; the second one consists of Steps 3 and 4; the last one consists of Step 5. Thus, the BSP cost is given as follows.

$$t_P^{(\text{BSP})}(\text{dAcc}) = \max_p \sum_{\text{pr}(i)=p} \left( L_i \times \left( \frac{t_1(g_l) + t_1(g_r)}{2} + D_i \times (\max(t_1(\phi_l), t_1(\phi_r)) + 2t_1(\psi_u)) \right) \right)$$

$$+ M \times t_1(\psi_d) + M \times (|\delta| + |\gamma|) \times g + 3l$$

**5. Optimal Division of Binary Trees Based on Cost Model.** As we stated at the beginning of Sect. 3, locality and load balance are two important issues in developing efficient parallel programs in particular on distributed-memory parallel computers. When we divide and distribute a binary tree using the $m$-bridges, we enjoy good locality with large $m$ while we enjoy good load balance with small $m$. Therefore, we need to find an appropriate value for $m$ to achieve both good locality and good load balance.

First, we show relations among parameters of the cost model. From Lemma 3.5 and the representation of local segments in Fig. 3.2, we have

$$L_i \leq m .$$
dAcc\((g_l, g_r, c, (gt, segs))\) where \((g_l, g_r) = (\phi_l, \phi_r, \psi_u, \psi_d)\)

for \(i \leftarrow 0\) to \(gt\).size - 1: begin
  if \(pr(i) == p\) \&\& isNode\((gt[i])\) then
    \(gt[i] \leftarrow\) DAcc
  end
end

gather_to_root\((gt)\)
if isRoot\((p)\) then \(gt' \leftarrow\) DAcc\_GLOBAL\((\psi_d, c, gt)\); endif
distribute_from_root\((gt')\)
for \(i \leftarrow 0\) to \(gt\).size - 1: begin
  if \(pr(i) == p\) then \(segs'[i] \leftarrow\) DAcc\_LOCAL\((g_l, g_r, gt'[i], segs[i])\); endif
end
return \((gt', segs')\)

DAcc\_PATH\((\phi_i, \phi_r, \psi_u, \psi_d)\)
\(d \leftarrow -\infty\);
for \(i \leftarrow seg\).size - 1 to 0: begin
  if isLeaf\((seg[i])\) then \(d \leftarrow d + 1\); endif
  if isNode\((seg[i])\) then
    if \(d == 0\) then
      \(tol \leftarrow \psi_u(\phi_i(seg[i])); toR \leftarrow \psi_u(\phi_i(seg[i]));\)
    else if \(d == 1\) then
      \(tol \leftarrow \psi_u(\phi_i(seg[i])); toR \leftarrow \psi_u(\phi_i(seg[i]));\)
    else
      \(d \leftarrow d - 1\);
    endif
  endif
  if isCritical\((seg[i])\) then \(tol \leftarrow \phi_i(seg[i]); toR \leftarrow \phi_i(seg[i]);\) \(d \leftarrow 0\); endif
end
return \((tol, toR)\);

DAcc\_GLOBAL\((\psi_d, c, gt)\)
\(stack \leftarrow \emptyset; stack \leftarrow c;\)
for \(i \leftarrow 0\) to \(gt\).size - 1: begin
  if isLeaf\((gt[i])\) then \(gt'[i] \leftarrow stack\); endif
  if isNode\((gt[i])\) then
    \(gt'[i] \leftarrow stack; (tol, toR) \leftarrow gt[i];\)
    \(stack \leftarrow \psi_d(gt'[i], toR); stack \leftarrow \psi_d(gt'[i], toL);\)
  endif
end
return \(gt'\);

DAcc\_LOCAL\((g_l, g_r, c', seg)\)
\(stack \leftarrow \emptyset; stack \leftarrow c'\);
for \(i \leftarrow 0\) to seg.size - 1: begin
  if isLeaf\((seg[i])\) then \(seg'[i] \leftarrow stack\); endif
  if isNode\((seg[i])\) then
    \(seg'[i] \leftarrow stack; stack \leftarrow g_l(seg'[i], seg[i]); stack \leftarrow g_l(seg'[i], seg[i]);\)
  endif
  if isCritical\((seg[i])\) then \(seg'[i] \leftarrow stack\); endif
end
return \(seg'\);

Fig. 4.4. Implementation of dAcc skeleton
Since the height of a tree is at least a half of the number of nodes, we obtain
\[ D_i \leq L_i/2 \leq m/2. \]

From Lemmas 3.6 and 3.7, the number of local segments \( M \) is bound with the number \( N \) of nodes and the parameter \( m \) as follows.
\[ \frac{1}{2} \left( \frac{N}{m} - 1 \right) \leq M \leq \frac{2N}{m} - 1. \]

By inequality (5.2), the general form of the cost can be transformed into the following simpler form by considering the worst case.
\[ \max_p \sum_{pr(i)=p} (L_i \times t_l + D_i \times t_d) + M \times t_m \leq \left( \max_p \sum_{pr(i)=p} L_i \right) \times \left( t_l + \frac{t_d}{2} \right) + M \times t_m \]

We then bound the maximum number of nodes on a processor, \( \max_p \sum_{pr(i)=p} L_i \). We distribute the local segment to processors so as to obtain good load balance, and one easy way to implement the load balancing is greedy distribution of the local segments from the largest one. By this greedy distribution, the difference between the maximum number of nodes \( \max_p \sum_{pr(i)=p} L_i \) and the minimum number of nodes \( \min_p \sum_{pr(i)=p} L_i \) is less than or equal to the maximum number of nodes in a segment. Since the maximum number of nodes in a local segment is \( m \) as stated in inequality (5.1) and the total number of nodes in the original binary tree is \( N \), we can bound the maximum number of nodes distributed to a processor as follows:
\[ \max_p \sum_{pr(i)=p} L_i \leq \frac{N}{P} + m \]
where \( P \) denotes the number of processors. By substituting this inequality to the cost, we can bound the cost of the worst case.
\[ \max_p \sum_{pr(i)=p} (L_i \times t_l + D_i \times t_d) + M \times t_m \leq \left( \frac{N}{P} + m \right) \times \left( t_l + \frac{t_d}{2} \right) + M \times t_m \]

Now we want to minimize the worst-case cost given in the right-hand side of inequality (5.4). By substituting the parameter \( M \) (inequality (5.3)), the worst-case cost is bound with respect to \( m \). We can bound the worst-case cost for smaller \( m \) as
\[ \left( \frac{N}{P} + m \right) \times \left( t_l + \frac{t_d}{2} \right) + M \times t_m \leq \left( \frac{N}{P} + m \right) \times \left( t_l + \frac{t_d}{2} \right) + \frac{1}{2} \left( \frac{N}{m} - 1 \right) \times t_m, \]
and we can bound the worst-case cost for larger \( m \) as
\[ \left( \frac{N}{P} + m \right) \times \left( t_l + \frac{t_d}{2} \right) + M \times t_m \leq \left( \frac{N}{P} + m \right) \times \left( t_l + \frac{t_d}{2} \right) + \frac{2N}{m} - 1 \times t_m. \]

From these bounds, we can minimize the worst-case cost for some value \( m \) in the following range.
\[ \sqrt{\frac{t_m}{2t_l + t_d}} \sqrt{N} \leq m \leq 2\sqrt{\frac{t_m}{2t_l + t_d}} \sqrt{N} \]

This range of the parameter \( m \) is much smaller than that used in the previous studies [8, 18, 30]. In Sect. 6, we will show experiment results that support the range.
Efficient Implementation of Tree Skeletons on Distributed-Memory Parallel Computers

Fig. 6.1. For the sum of node values, execution times and speedups against sequential program plotted to the number of processors. The parameter $m$ for the division of trees is $m = 53,600$.

6. Experiment Results. To confirm the efficiency of the implementation algorithm for binary-tree skeletons, we implemented binary tree skeletons in C++ and MPI and made several experiments. We used our PC-cluster of uniform PCs with two Pentium 4 2.4-GHz CPUs (one CPU is used for each PC) and 2-Gbyte memory connected with Gigabit Ethernet. The compiler and MPI library used are gcc 4.1.1 and MPICH 1.2.7, respectively.

We used the skeletal parallel programs of the two examples in Sect. 2. The input trees are (1) a balanced tree, (2) a randomly generated tree and (3) a fully ill-balanced tree, each having $16,777,215 = 2^{24} - 1$ nodes.

Figures 6.1 and 6.2 show the general performance of tree skeletons. Each execution time excludes the initial data distribution and final gathering. The speedups are plotted against the efficient sequential implementation of the program, which is implemented on the array representing binary trees based on the same sequential algorithm. As seen in these plots, our implementation shows good scalability even against the efficient sequential programs. By the $m$-bridges, the balanced tree is divided into leaf segments of the same size and internal segments consisting only of one node. Therefore, the overhead caused by parallelism is very small for the balanced binary tree, and the implementation achieves almost linear speedups against the sequential program.

For the random tree, the average depth of the $m$-critical nodes is so small that the implementation achieves good performance close to that for the balanced tree. The fully ill-balanced tree, however, is divided into leaf segments consisting of one node and internal segments with their $m$-critical node at the depth $D_i = L_i/2$. From the cost model and its parameters, the skeletal parallel program has overheads caused by the factor of depth of the $m$-critical nodes. In fact, the experimental results show that the skeletal parallel program runs slower for the fully ill-balanced tree than for the other two inputs.

To analyze the cost model and the range of the parameter $m$ more in detail, we made more experiments for the randomly generated tree by changing the value of the parameter $m$. We measured the parameters $t_l$, $t_d$, and $t_m$ of the cost model with a small tree with 999,999 nodes, and estimated the value of them as $t_l = 0.057 \mu$s, $t_d = 0.03 \mu$s, and $t_m = 71 \mu$s. By substituting the parameters, we can expect good performance of the skeletal program under the range $90,000 < m < 180,000$. Figure 6.3 (left) plots the execution times to the number of processors for three values of the parameter $m$. As we can see from this figure, the implementation achieves good performance for a wide range of $m$. Figure 6.3 (right) plots the execution times to the parameter $m$. This figure shows that the performance gets worse if the parameter $m$ is too small ($m < 5,000$) or too large ($m > 200,000$). For the parameter $m$ in the range above the skeletal program achieves near the best performance, and we conclude that the cost model and the estimation of the parameter $m$ is useful for efficient implementations.

7. Related Work. Tree contraction algorithms, whose idea was first proposed by Miller and Reif [25], are very important parallel algorithms for efficient manipulations of trees. Many researchers have devoted themselves
to developing efficient implementations of tree contraction algorithms on various parallel models [1, 2, 3, 4, 5, 9, 13, 23, 24, 38]. Among them, Gibbons and Rytter developed a cost-optimal algorithm on CREW PRAM [9]; Abrahamson et al. developed a cost-optimal and practical algorithm on EREW PRAM [1]; Miller and Reif showed implementations on hypercubes or related networks [23, 24]; and recently more efficient implementations are discussed [2, 38] for symmetric multiprocessors (SMP) and chip-level multiprocessing (CMP). A lot of tree programs have been described by the tree contraction algorithms [3, 4, 9, 12, 17, 26, 27, 28, 29].

There have been several studies on the implementations of parallel tree skeletons [10, 11, 15, 18, 32, 33, 34]. Gibbons et al. [11, 33] have developed an implementation of tree skeletons based on tree contraction algorithms. Their algorithm can be used on many parallel computers, due to various implementation algorithms of tree contraction algorithms on various parallel computers. Skillicorn [34] and our previous paper [18] have discussed implementations of tree skeletons based on the division of trees. Compared with these implementation algorithms, our implementation is unique in terms of data structure of local segments for better sequential performance and the cost model supporting good division of trees. As far as we are aware, we are the first who implement tree skeletons as a parallel skeleton library. Our implementation of tree skeletons will be available as a part of SkeTo library [22]. Based on the implementation of the earlier work, Sato and Matsuzaki [31] improved its interface to support flexible manipulation of trees.
In terms of manipulations of general trees, which are formalized as parallel rose-tree skeletons [20], some of them are implemented efficiently in parallel [15, 32]. Sevilgen et al. [32] has shown an implementation algorithm for tree accumulations on general trees where rather strict conditions are requested for efficient implementation. Kakehi et al. [14] has developed an efficient implementation of tree reduction on general trees based on the serialized representation like XML formats.

8. Conclusion. In this paper, we have developed an efficient implementation of parallel tree skeletons. Not only our implementation shows good performance even against sequential programs, but also the cost model of the implementation helps us to divide a tree into segments with good load balance. The implementation is available as part of SkeTo library (http://sketo.ipl-lab.org/). One of our future work is to develop a profiling system to determine the parameter \( m \) more accurately.

REFERENCES


TELOS: AN APPROACH FOR DISTRIBUTED GRAPH PROCESSING BASED ON OVERLAY COMPOSITION

PATRIZIO DAZZI∗, EMANUELE CARLINI†, ALESSANDRO LULLI‡, AND LAURA RICCI§

Abstract. The recent years have been characterised by the production of a huge amount of data. As matter of fact, human being, overall, is generating an unprecedented amount of data flowing in multiple and heterogeneous sources, ranging from scientific devices, social network, business transactions, etc. Data that is usually represented as a graph, which, due to its size, is often infeasible to process on a single machine. The direct consequence is the need for exploiting parallel and distributed computing frameworks to face this problem. This paper proposes Telos, an high-level approach for large graphs processing. Our approach takes inspiration from overlay networks, that is a widely adopted approach for information dissemination, aggregation and computing orchestration in highly distributed systems. Telos consists of a programming framework supporting the definition of computations on graphs as a composition of overlays, each devoted to a specific aim. The framework is implemented on the top of Apache Spark. A set of experimental results is presented to give a clear evidence of the effectiveness of our approach.

Key words: Programming Models, Distributed Architectures, Self-Organisation

AMS subject classifications. 68M14, 68N19, 68W15

1. Introduction. Our world contains an unimaginably vast amount of digital information which is getting ever vaster rapidly. In fact, the amount of data produced every day by human beings is far beyond what has ever been experienced before. According to some statistics, the 90 percent of all the data in the world available in May 2013 has been generated over 2012 and 2013. As a further example, in 2012 were created, every day, 2.5 exabytes \((2.5 \times 10^{18})\) of data [33] which comes from multiple and heterogeneous sources, ranging from scientific devices to business transactions. A significant part of this data is gathered and then modelled as a graph, such as social network graphs, road networks and biological graphs.

A careful analysis and exploitation of the information expressed by this data makes it possible to perform tasks that previously would be impossible to do: to detect business trends, to prevent diseases, to combat crime and so on. If properly managed, data can be used to unlock new sources of economic value, provide fresh insights into science and hold governments to account. However, the vastity of this data makes infeasible its processing by exploiting the computational and memory capacity of a single machine. Indeed, a viable solution to tackle its analysis relies on the exploitation of parallel and distributed computing solutions.

Many proposal for the parallel and distributed processing of large graphs have been designed so far. However, most of the methodologies currently adopted fall in two main categories. On the one hand, the exploitation of low-level techniques such as send/receive message passing or, equivalently, unstructured shared memory mechanisms. This is the way traditionally adopted to process large dataset, usually with parallel machines or clusters. Unfortunately, this approach leads to few issues. Low-level solutions are complex, error-prone, hard to maintain and their tailored nature hinder their portability.

On the other hand, a wide use of the MapReduce paradigm [19] can be observed, which has been inspired by the well-known map and reduce paradigms that is part of the algorithmic skeletons, which across the years have been provided by a number of different frameworks [37, 32, 18, 4, 2, 3, 13]. MapReduce-based solutions often exploit the MapReduce paradigm in a “off-label” fashion, i.e., in ways and contexts that are pretty different from the ones it has been conceived to be used in. Some of the most notable implementations of such paradigm are frequently used with algorithms which could be more fruitfully implemented with different parallel programming paradigms or different ways to orchestrate their computation. This is especially true when dealing with large graphs [29]. In spite of this, some MapReduce based frameworks achieved a wide diffusion due to their ease of use, detailed documentation and very active communities of users.

∗Istituto di Scienza e Tecnologie dell’Informazione “A. Faedo”, National Research Council of Italy, Pisa, Italy, (patrizio.dazzi@isti.cnr.it).
†Istituto di Scienza e Tecnologie dell’Informazione “A. Faedo”, National Research Council of Italy, Pisa, Italy, (emanuele.carlini@isti.cnr.it).
‡CS Department, University of Pisa, Pisa, Italy, (lulli@di.unipi.it).
§CS Department, University of Pisa, Pisa, Italy, (ricci@di.unipi.it).
Recently, a few solutions have been proposed to let the MapReduce frameworks more suitable for performing analysis on large graphs in a more natural way. Some of them have been inspired by the BSP bridging model [44] that resulted in a good approach to implement certain algorithms whose MapReduce implementation would be either too complex or counter-intuitive. Malewicz et al. presented this approach when proposing the Pregel framework [29]. It provides the possibility to describe graph processing applications from the viewpoint of a graph vertex, which processes independently and can only access its local state and is aware only of its neighbourhood.

In this paper we propose Telos\(^1\), an approach to process graphs by leveraging the vertex-centric approach to provide a solution that focuses on the orchestration of nodes and their interactions. Our approach takes inspiration by the similarities existing between large graphs and massively distributed architectures, e.g., P2P systems. In fact, many of these solutions orchestrate the computation and spread the information exploiting overlay networks. Essentially, an overlay is a virtual network, built upon the existing physical network, connecting nodes by means of logical links established according to a well-defined goal. The building blocks of overlays match the key elements of graphs. Vertices can be seen as networked resources and edges as links.

We believe that by means of these similarities overlay-based solutions can be fruitfully ported and exploited for graph processing. We already presented a first analysis about the applicability of Telos to solve graph partitioning [8]; we also gave a brief description of its conceptual architecture [26] and its programming model [9]. This paper gives a consolidated presentation of Telos. Along with a more detailed description of the approach, we present an advanced application scenario showing the advantages deriving from the exploitation of our proposed approach. More in details, the contributions of this paper are the following:

- the definition of a high-level programming approach based on the composition of overlays, targeting computations on large graphs;
- the presentation of our framework built on top of Apache Spark [50] providing both a high level API to define custom layers and some built-in layers. This gives the possibility to dynamically define graph topologies different from the original one, so enabling each vertex to choose the most promising neighbours to speed-up the convergence of the distributed algorithm;
- an extensive proof-of-concept demonstrator to assess the feasibility of Telos;
- a case study where we show how to port a popular graph partitioning algorithm in Telos. In addition, we enhanced such algorithm by means of the Telos’ layered architecture showing through an experimental testbed the improvements on the quality of the obtained results.

The remainder of this paper is organised as follows. In Section 2 we discuss the current related work on distributed graph processing framework, with a focus on those able to evolve the graph during the computation. Section 3 presents the main design choices and the structure of Telos as well as its programming model and architecture. We evaluate our approach in Section 4 by sketching the Telos implementation of an overlay building protocol and a balanced graph partitioning case study. Finally, Section 5 reports some final remarks and further ideas for future work.

2. Related Work. Comprehensive surveys of widely adopted distributed programming models targeting graphs, and of the derived frameworks is presented in several survey contributions, such as by McCune et al. [34], Kalavri et al. [21], Doekemeijer et al. [16]. Most of the current frameworks provide a set of basic features for distributed graph processing, while several approaches have been developed with the goal of extending and/or optimizing the basic frameworks. In this section we focus on the approaches that are closely related to our work.

Among the several existing distributed programming frameworks focusing on graphs, a notable amount are characterised by the vertex-centric programming model. However, not all of them allow graph mutation during the execution, which is a core feature in our proposed approach.

Pregel [29] is the Google framework for distributed graph processing, and the one that de-facto defined the vertex-centric model. Pregel has been inspired by the BSP model [44], in which computations are organised in sequential supersteps; in Pregel, like in BSP, during each superstep each vertex executes a specific function. Vertices communicate in a message-passing model, by sending and receiving messages from/to other vertices.

\(^1\)https://github.com/hpclab/telos
TELOS: An Approach for Distributed Graph Processing Based on Overlay Composition

Apache Giraph [12] is another vertex-centric framework initially developed by Yahoo!. Conversely from Pregel, Giraph is open-source and runs over Hadoop.

More recent solutions are aimed at optimising the basic vertex-centric model provided by Pregel. GPS [41] provides a few interesting optimisations specifically targeted to vertex-centric graph processing. These solutions include an adaptive rescheduling of the computation, essentially aimed at performing the computation sequentially on the master node when the number of active nodes is below a given threshold. In such a case the exploitation of parallelism is no longer justified but just became an overhead. Another optimisation consists in merging several vertices together to form supervertices to reduce the communication cost. Both of these optimisations focus on reducing the completion time and the communication volume by instrumenting the support with automated recognition features, activated to speed-up the computation.

Another interesting approach, which goes beyond classical vertex-centric solutions, has been proposed by Tian et al. [43] and it is called as partition-centric. Their idea is to shift the reasoning from the single vertex perspective to the viewpoint of a set of vertices aggregated into a partition, in order to reduce the inter-vertex communication and to accelerate the convergence of vertex-centric programs. By means of such a change of perspective they have been able, on selected problems, to yield a notable speed-ups in the computation. The partition-centric model has been further specialized in other works, such as Simmhan et al. [42] and Yan et al. [48]. These proposals and our approach are based on the idea of pushing, by design, a shift in the paradigm that allows the implementation of more efficient solutions.

Distributed Graph Partitioning. Graph partitioning is an NP-Complete problem well known in graph theory. Distributed graph partitioning assumes the impossibility to access the entire graph at once, with the graph distributed among various workers nodes. In the context of a MapReduce computation, several approaches have considered the problem of distributed graph partitioning.

JA-BE-JA [40] is a distributed approach based on iterations of local nodes swapping to obtain a partition of the graph. Such an approach has been originally designed for extremely distributed graphs, in which a node can be associated with a vertex of the graph, but can be ported to MapReduce platforms with some tweaking [8]. Sheep [30] consists in a distributed graph partitioning algorithm that reduces the graph to an elimination tree to minimise the communication volume among the workers of the MapReduce computation. Spinner [31] employs an heuristics based on the label propagation algorithm for distributed graph partitioning. A penalty function is applied to discourage the movements of nodes toward larger partitions. Similarly, Meyerhenke et al. [35] employs a size-constrained label propagation targeting heavily clustered and hierarchical complex networks, such as social networks and web graphs.

3. From vertices to overlays. The vertex-centric approach, also known as Think Like A Vertex (TLAV), is currently being exploited in several applications aimed at computing big data analysis involving large graphs, and widely used by both academia and industry. Many popular implementations of the TLAV model [29, 12] are based on a synchronized execution model according to the well-known BSP approach [44]. The core of BSP computations consists of three main pillars:

- **Concurrent computation:** Every participating computing entity (a vertex in this case) may perform local computations, i.e., computing by making use of values stored in the local memory/storage.
- **Barrier synchronisation:** After the termination of its local computation, every vertex is blocked until all the other vertices composing the graph have reached the same stage.
- **Communication:** All the vertices exchange data between themselves, in a point-to-point fashion, after they reach the synchronisation barrier. Each message prepared during superstep $S$ is received by the recipient at superstep $S + 1$.

From an operative viewpoint, during a superstep, each vertex receives messages sent in the previous iteration and executes a user-defined function that can modify its own state. Once the computation of such a function has terminated, it is possible for the computing entity to send messages to other entities.

To orchestrate the computation, the BSP model relies on a synchronisation barriers occurring at the end of every superstep. The same occurs in TLAV models, even if the vertex centric abstraction could, in principle, be realized with other computation models that do not rely on a strong synchronisation. Indeed, the programming approach that characterises the vertex-centric model, in which programmers are in charge of coding the behaviour of each single element, which globally cooperates to contribute to the whole computation, is neither
new nor exclusive of this kind of solutions. For instance, it is also the approach adopted in actor-based models.

The correspondence with the superstep defined by the BSP model is realized as the following. The computation is described by the method `compute()` described in Section 3.1.1. Regarding the communication, the messages are generated by the compute method. A message can be inter-vertex, intra-vertex or extra-protocol as defined in Section 3.1.2. The actual communication is materialized in the reduce phase. The synchronisation is enforced by the Spark framework, which assures that an iteration begins only when all nodes have executed the reduce of previous iteration.

In some ways, programming according to the vertex-centric model also recalls the definition of epidemic (or gossip) computing [5, 36, 15, 9, 17]. A widely used approach in massively distributed systems leading nodes of a network to work independently but sharing a common, global, aim. Indeed, according to a common strategy followed by many existing gossip protocol, nodes build logic network overlays to exploit for information exchange. An overlay consists of a logical communication topology, built over an underlying network, which is maintained and used by nodes. Across the years, several overlay-based protocols have been proposed for data sharing, diffusion, aggregation and for computation orchestration, as well. Usually, these solutions are adopted in highly distributed systems, e.g., massively multiplayer games [10], distributed replica management [22], distributed resource discovery [14, 7], etc. Most of these overlay-oriented solutions are layered [24] and exploit the different overlays to achieve very different tasks. Overlay-based algorithms are characterised by several different interesting features:

- **Local knowledge**: algorithms for overlays are based on local knowledge. During the computation each node relies only on its own data and the information received from its neighbours, resulting in a reduced access to the network and consequently improving the scalability of the approach.
- **Multiple views**: multi-layer overlays have been a successful trend [20]. These approaches build a stack of overlays, each organised accordingly to a specific goal. By means of their combination more complex organisations can be achieved, fostering an efficient and highly targeted dissemination of information.
- **Approximate solutions**: since overlays are usually based on an approximated knowledge on the graph, several algorithms designed for overlays are conceived to deal with approximated data. Usually, solutions are achieved by these approaches in an incremental and iterative way, allowing to achieve in a flexible way approximated solutions.
- **Asynchronous approach**: differently from vertex-centric algorithm, gossip-based approaches operate in an unreliable, not synchronized environment, in which messages can be received later than expected and their content be not consistent. Due to this, gossip protocols are able to work under the assumption of approximate and incremental results.

Our approach is aimed at introducing techniques for large graph processing borrowed from solutions targeting massively distributed systems, for instance solutions defined within the scope of Peer-to-peer computing area, into large graph processing framework. We believe that this approach could be useful to support large graph processing by means of the composition of solutions based on multiple-layer graphs, eventually combined to define more effective graph processing algorithms.

### 3.1. Telos.

Telos builds upon the overlay-based approach to provide a tool aimed at large graph processing whose programming model is organised according to the vertex-centric approach for graph processing.

A set of protocols, one for each network overlay, is associated with each vertex. For each overlay, each vertex maintains a local context and a neighbourhood. The former represents the “state” of the vertex w.r.t. a given overlay, the latter represents the set of vertices that are exchanging messages with such a vertex by means of that overlay, according to the associated protocol. Both the context and the neighbourhood can change during the computation and across the supersteps, given the possibility of building evolving “graph overlays”.

Telos brings to the vertex-centric model many of the typical advantages of a layered architecture:

- **Modularity**: protocols can be composed and additional functions can be obtained by stacking different layers;
- **Isolation**: changes occurring in a overlay, by means of a protocol, do not affect the other protocols;
- **Reusability**: protocols can be reused for many and possibly different computations.

Telos supports programmers in combining different protocols. Each protocol is managed independently and all the communications and the organisation of the records are all in charge of Telos.
In its current implementation, the Telos framework is built on top of Spark [50]. One of the key aspects of this tool are the Resilient Distributed Dataset (RDD) [49], on top of which are natively defined collective operations such as map, reduce and join. By relying on these operations, Telos provides its own TLAV abstraction. All the tasks for managing RDDs are transparent to the programmers and managed by Telos.

Figure 3.1 shows the integration of the Telos framework with Spark. The framework coordinates the protocols and masquerades the underlying support to ease the application development. The framework handles all the burden required to create the initial set of vertices and messages and provides to each vertex the context it requires for the computation. Communications are completely hidden to the programmers as well. Telos handles data dispatch to the target vertices.

### 3.1.1. Protocols

Protocols are first-class entities in Telos. They are the abstractions that orchestrate the computation and organise the topologies of each overlay. Protocols manage the context and the neighborhood of all the vertices. In fact, each protocol is in charge of:

- modifying the state associated to each vertex;
- defining a representation describing the state of the vertices, which is eventually sent as messages to the other vertices;
- defining custom messages aimed at supporting the overall orchestration of the nodes;

Table 3.1 describes the protocol interface, i.e., the main methods provided by the interface of a protocol (for the full table please refer to our former papers focusing on the description of such an interface [26, 9]). In a nutshell, the Protocol interface abstracts the structure of the computation running on each vertex. Basically, the core logic of a Protocol is contained in the `compute()` method. Once called, say at superstep S, the `compute()` method can access the whole state, associated to the vertex, and to the messages received by such vertex during the step S - 1. The output of the `compute()` method is a new vertex context and a set of messages to be dispatched to the target vertices.

The termination of a Protocol is coordinated by a “halt” vote. At the very end of its computation each vertex votes to halt, and when all vertices voted to halt, the computation terminates.

The frequency at which a protocol is activated (w.r.t. the supersteps) is regulated by `getStartStep()` and `getStepDelay()` methods. These methods are useful when a computation involves different protocols characterised by different convergence time, i.e., the amount of steps it needs to converge to a useful result. By means of these methods it is possible to regulate the activations of the protocols with respect to the amount of
Figure 3.2. The effect of `getStartStep()` and `getStepDelay()` methods

Figure 3.3. Telos interactions

eapsed supersteps.

Figure 3.2 graphically depicts the behaviour of these methods. In the figure, Protocol A is activated at each superstep, i.e., if invoked, its implementation of `getStepDelay()` method, will return 1, whereas the very same call on Protocol B will return 2. In a pretty similar fashion the method `getStartStep()` drives the first activation of a protocol. Going back to the aforementioned figure, when called on Protocol A it will return 0, whereas it will return 1 if called on Protocol B.

3.1.2. Interactions. Telos enables three different types of interactions that involve the vertices belonging to the graph.

- **intra-vertex**: the internal access made by a given vertex, when executing a certain protocol, to the context associated at a different protocol.
- **inter-vertex**: the remote access made by a given vertex, when executing a certain protocol, to the context of another vertex, associated to the same protocol.
- **extra-protocol**: the remote access made by a given vertex, when executing a certain protocol, to the context of another vertex, associated to a different protocol.

Figure 3.3 shows an example of the aforementioned interactions. In the example, the Protocols A and B of Node 1 have an inter-vertex interaction. Protocol A of Node 1 and the same protocol on Node 2 have a inter-vertex interaction. Finally, Protocols A of Node 1 and protocol B of Node 2 have a inter-vertex interaction.

To summarise, the computation of TELOS is defined as the execution of a sequence of supersteps. At each superstep, the messages from the previous superstep are collected, a subset of the protocols are executed and both inter-vertex and extra protocol messages are sent, afterward the synchronisation barrier is executed.

3.1.3. Built-in Protocols. To evaluate the effectiveness of porting approaches from massively distributed system into the distributed large graph analysis we developed two protocols with Telos, which we briefly present in this section.

- **Random protocol.** The aim of this protocol is to provide to each vertex with a random vertex identifier upon request. The vertex identifier must be taken uniformly and randomly in the space of identifiers of graph vertices. It is implemented according to a random peer sampling approach [45]. From an
TELOS: An Approach for Distributed Graph Processing Based on Overlay Composition

opperative viewpoint, the random peer sampling protocol requires that each vertex periodically shares information about its neighbourhood with a random vertex, that will do the same. At the end, each vertex remains with a neighbourhood composed by \( k \) vertices, with \( k \) size of the neighbourhood.

- **Ranking-function protocol.** Highly distributed solutions exploit ranking functions to create and manage overlays built according to a specific topology [20, 46]. The ranking function determines the similarities between two vertices and the topology is built accordingly. In Telos we implemented a generic ranking protocol able to take as input the ranking function to realise the consequent topology.

4. Evaluation. To assess the evaluation of our approach we conducted several experiments. First, in Section 4.1 we provide a proof-of-concept implementation that validates our framework by implementing a stack composed by the two protocols, instantiating the random and the ranking-function protocols discussed above. Then, in Section 4.3 we evaluate the scalability provided by our implementation of Telos.

All the experiments have been conducted on a cluster running Ubuntu Linux 12.04 consisting of 4 nodes (1 master and 3 slaves), each equipped with 16 Gbytes of RAM and 8-cores. The nodes are interconnected via a 1 Gbit Ethernet network.

4.1. A Proof of Concept Implementation. The aim of this experiment is to verify the correctness of Telos when dealing with a layered composition of protocols. We built a two layered structure composed of a random protocol layer and a ranking protocol layer. We generated a set of points in 3D space and we assigned to each node a point. The points are generated in order to form a torus. Then, the neighborhood of each node is randomly initialized and the execution started. By using the ranking protocol, we iteratively connect nodes that are close to each other considering the euclidean distance. At the end of the execution, each node is connected to the most similar nodes according to the euclidean distance forming a torus-shaped graph.

We tested the implementation on a graph made of \( 20K \) vertices. The results in Figure 4.1 show the evolution of the graph in different iterations. Note, we plot the graphs using Gephi[6] and the default layout for placing the nodes. Due to this, although the point assigned to a vertex does not change it may happen that the same point is in different positions in the figures. The topology recalls the shape of a torus already at super-step 10. At super-step 20 no edges connect “distant” vertices in the torus. This experiment shows that, if properly instrumented, Telos can correctly manage multiple layers to organize network overlays according to user-defined ranking functions.

In the following, to have a deeper understanding of Telos, we present a pseudo-code implementation of the protocols of this experiment. The pseudo-codes are inspired by the original Scala[38] implementation. Code Fragment 1 presents the implementation of the random protocol. The idea is to randomly generate a number upon request on the method `getVertexId()`. The generated numbers must be in the range \([\text{startRange}, \text{endRange}]\). Where, in general, \(\text{startRange}\) is equal to 0 and \(\text{endRange}\) is equal to the number of nodes in the graph. The main issue is that each machine executing the protocol must be able to call such method. To do this, in the initialization (\texttt{init} method) we create two broadcast variables initialized with the values representing the required range. The RankingContext contains the logic to generate a random number and it is initialized with the two broadcast variables. In this experiment we use the convention to set the ids of the nodes in the range \([1, 20000]\) without missing values. Finally, the random protocol is initialized with such values and the ranking protocol makes use of the method `getVertexId()` to select a node identifier in order to communicate with a different and random node in each iteration.

Instead, code Fragment 2 presents the pseudo-code of the implementation of the ranking protocol. The implementations of \texttt{beforeSuperstep}, \texttt{afterSuperstep}, \texttt{init} and \texttt{createInitMessage} are not given because not required for this kind of Protocol. Specifically, the RankingProtocol extends the Protocol interface described in Table 3.1. We instruct the framework to start this protocol at the beginning of the computation with \texttt{getStartStep} equals to 1 (Line 3) and to run in each step of the computation with \texttt{getStepDelay} (Line 4) equals to 1. The \texttt{createContext} method (Line 6) is called at the beginning of the computation to initialize the state on each vertex. The data returned can be any custom type to allow the definition of custom data structures to record all the data needed by the protocols.

The ranking protocol uses the custom defined RankingContext to save the coordinate position of a point represented by the vertex and the neighbourhood of the vertex. Recall that Telos calls, for the active protocols, in each super-step the \texttt{compute()} method for each active vertex (Line 19) providing both a vertex context \texttt{ctx}
and the messages received by the vertex `mList`. In this case, the vertex makes an *intra-vertex* communication to access the context of a different protocol on the same vertex and retrieve the `RandomContext`. Such context is used to choose randomly a counterpart to communicate with and exchange information. In addition, for each message received the vertex prepares a response message. In the last part of the method the vertex orders all the data received and keeps the vertices that are closer to the assigned 3D point. The value `k` is a custom parameter and in this experiment it is initialized to 5. The value returned by the `compute` method is the new vertex context and a list of messages to be dispatched by Telos to the specified vertices.

**4.2. Case Study: Balanced Graph Partitioning.** JA-BE-JA [40] is a distributed algorithm for computing the balanced k-way graph partitioning problem and it works as follows. Initially, it creates `k` logical partitions on the graph by randomly assigning colours to each vertex, with the number of colours equals to `k`. Then, each vertex attempts to swap its own colour with another vertex according to the most dominant colour among its neighbours, by: (i) selecting another vertex either from its neighbourhood or from a random sample, and (ii) considering the “utility” of performing the colour swapping operation. If the colour swapping would decrease the number of edges between vertices characterised by a different colour, then the two vertices swap their colour; otherwise, they keep their own colours.

In a previous work [8] we presented an implementation of JA-BE-JA in Apache Spark outlining the adaptations that have been required in order to efficiently adapt the algorithm to match a BSP-like structure. In its original formulation, JA-BE-JA assumes that each vertex has complete access to the context of its neighbours and also their neighbourhood. To enforce this assumption, we initially introduced specific messages to retrieve
Code Fragment 2: RankingProtocol extends Protocol

```
class RankingFunction extends Protocol {

  def getStartStep() = return 1
  def getStepDelay() = return 1

  def createContext[RankingContext](row: Array[String]) : RankingContext = {
    var context = new RankingContext
    context.x = row(0)
    context.y = row(1)

    for (i <- 2 until row.length)
      context.neighbour.add(row(i))

    return context
  }

  def compute[RankingContext, mList:List[Message]](ctx: RankingContext, mList: List[Message]): (RankingContext, Message) = {
    var message = List()
    val randomContext = ctx.accessProtocol("RandomProtocol")
    val rcpt = randomContext.getVertexId()
    val buffer = ordByEucDis(rcpt, ctx.neighbour)
    message = message ++ new Message(rcpt, getTopK(buffer))

    var newData = List()
    foreach(msg : mList)
      newData = newData ++ msg.content
    val buffer = ordByEucDis(msg.sender, ctx.neighbour++newData)
    message = message ++ new Message(msg.sender, getTopK(buffer))

    val myBuf = ordByEucDis(ctx.self, ctx.neighbour++newData)
    return (new RankingContext(ctx.self, myBuf), message)
  }
}
```

the neighbourhood of any vertex. However, we noticed that forcing a strong consistency of such information slows down the performance too much. As a consequence, we provided an alternative implementation (called gp-spark) that introduces a degree of approximation to accelerate the computation, in which vertices piggyback their neighbourhood information in other messages. This mechanism causes the vertices to apply the local heuristics on possibly stale data, but increases the performance of the original approach providing a comparable quality of results with respect to the original version.

The original gp-spark works with a two layered architecture composed as follows: (i) the colour swapping
protocol, that attempts the colour swapping targeting either a vertex from the local neighbourhood or from the random sampling, and (ii) the random sampling protocol that provides some random vertices to the colour swapping protocol. Here, we present GP-TELOS, an improved version of GP-SPARK that introduces a new layer with the border ranking protocol aimed to boost the quality of results. The objective is to give to JA-BE-JA the possibility to select from a better set of vertices when attempting colour swapping.

Recall, the layered approach exploits orchestration between several protocols relying over the intra-communication facility. GP-TELOS adds a new layer that interacts with the colour swapping one. First of all, the colour swapping’s layer is initialized with the input graph topology. Then, we have a random layer to provide to each vertex with some long range links that are created through the retrieval of a small sample of random nodes for each vertex. This layer is refreshed with new vertices in each iteration.

As shown in Figure 4.2.a, the colour swapping layer could be thought as a set of stains which interact with each other moving like fluids. In this metaphor, the long range links fold the stains in a $N$ dimensional space, where $N$ is the number of links maintained in the random layer. Such links allow the interaction between areas of the stains that are not topologically near each other in the color swapping layer. The JA-BE-JA algorithm orchestrates those stains in order to minimize the edge-cut. Whenever a swap happens is like a stain flows rolling to the neighbouring stain, as shown in Figure 4.2.b.

In GP-TELOS we introduce an additional layer of the ranking kind. This relies over the definition of a ranking function. The idea is to abstract the property of borderness of each vertex in the color swapping layer. Whenever 2 vertices are on the borders the swap could take place. Figuratively the vertices cross the boundaries of the stain.
The ranking function between two nodes $u$ and $v$ is defined as follow:

$$H(z) = \left| \frac{|\{q \in \text{neighbor}(z) \land \text{color}(q) \neq \text{color}(z)\}|}{\text{neighbor}(z)} \right|$$  \hspace{1cm} (4.1)

$$\text{rankingFunction}(u, v) = \begin{cases} +\infty, & \text{if color}(u) = \text{color}(v) \\ |H(u) - H(v)|, & \text{otherwise} \end{cases}$$  \hspace{1cm} (4.2)

Note, two peers $u$ and $v$ are more similar as the rankingFunction$(u, v) \to 0$. The function ranks similar two peers $u$ and $v$ that have the same amount of neighbours of different colour and $u$ and $v$ are coloured differently. As a consequence, peers that are in the middle of a partition are similar to the ones that are in the middle of another partition (i.e. a node $u$ has all the neighbours of its very same color, $H(u) = 1$) and, more useful for our purposes, vertices which are on the borders of a partition are similar to others that are also on the same kind of border. For instance, a blue vertex having 5 neighbours with 3 coloured red would be ranked high from a red vertex having 5 neighbours with 3 coloured blue. As a result, in a figurative way as shown in Figure 4.3, the stains flow between each other like a liquid. In this way, the ranking layer keeps in the neighbourhood of each vertex other vertices having high similarity according to rankingFunction. The aim is to retrieve a better solution starting from the actual topology to another more accurate for the purpose. Moreover, such an abstraction allows to find better candidates to exchange the colour with and to filter and organize the vertices among their borderness property.

We compared the performance of GP-TELOS and GP-SPARK by means of the following metrics: (i) edge-cut: the number of edges that cross the boundaries of each subgraph. This metrics gives an estimation about...
the quality of the cut, with lower values corresponding to a better cut, and (ii) convergence: the number of supersteps required to achieve a substantially definitive edge-cut result. Our aim is to show that Telos does not affect the performance in term of supersteps to find a solution with respect to the gp-spark implementation.

The experiments have been conducted on two datasets taken from the Walshaw archive [47] (3elt and vibrobox) and from the Facebook social network\(^2\). Figure 4.4 shows the convergence time in term of supersteps for the 3elt dataset with \(K = 2\). Results with other datasets and different values of \(K\) are not included due to space constraints but they exhibit similar trends. The results show evidence that convergence is similar between gp-spark and gp-telos, as in both cases they achieve an almost-definitive edge-cut around the 400th superstep. In particular, after the 400th superstep gp-telos is stable, whereas gp-spark is converging but it is improving the result in every step marginally. Also, gp-telos yields a much better quality of results, achieving half the edge-cut of gp-spark.

Table 4.1 presents the edge-cut obtained by gp-telos and gp-spark, averaging the results of 5 runs. We executed multiple runs by varying the number of the graph partitions with the values \(K = \{2, 4, 8, 16, 32, 64\}\). It can be noticed that gp-telos obtains a better edge-cut in all the datasets and in all the configurations but with the Facebook dataset and 8 partitions. However also in this configuration gp-telos provides an edge-cut similar (just 4% less) to the one in the gp-spark version. Overall, the gp-telos version provides a value between the 47\% and the 91\% better in the 3elt dataset and always better that the 30\% in the Vibrobox dataset. These results suggest that the new layer helps improving the results, and a layered vertex-centric approach can be used to carry out graph processing computations.

4.3. Scalability. The aim of this experiment is to give a preliminary evaluation of Telos framework in managing large input graphs varying the number of cores involved in the computation. To this end, we built two Erdos-Renyi random graphs (1M vertices 5M edges the first, 500K vertices 1.5M edges the second) generated with the Snap library [23]. It is worth to point out that the current implementation of Telos is prototypical, thus our interest is more related to the viability of the approach than to the pure performance. To give this evaluation, we run the torus overlay experiment described in the previous section on both graphs, measuring the convergence time when a different amount of computing cores is used. We performed our experiments using both these graphs, varying the number of cores in the following range: \(8, 16, 24\). For the sake of the presentation, values are normalised, independently for each graph, in the range \([1 ; 100]\), with 100 being the highest execution time. In addition, each value is the average of 3 independent runs. The results are presented in Figure 4.5. With the graph composed of 500K vertices, our approach achieves only a little scalability and no benefit is obtained when the total amount of computing elements is greater than 16. Instead, when considering the larger graph our approach is able to achieve a decent scalability using up to 24 cores.

\(^2\)http://socialnetworks.mpi-sws.org/
5. Conclusion. This paper presents the approach adopted by Telos for programming of computations on large graphs. The aim of Telos is to propose an alternative to plain vertex-centric computations. The idea of Telos is based on defining overlay networks collectively built and managed by the nodes of the graph. Each overlay is specialised for a peculiar aim. The overlay-based approach takes inspiration from approaches that have proved to be robust and efficient in massively distributed systems that, somehow, recalls the structure of large graphs. We provided a detailed description of the concepts at the basis of Telos and its architecture, as well. We presented the Telos API, which has been designed to ease the programming effort required to program applications dealing with large graphs. In this way programmers can focus on the algorithm logic and to leave all the other burdens to the framework. We conducted an experimental analysis to validate the feasibility of the approach and showed its scalability with respect to the computational resources exploited. The experiments demonstrated that dynamic topologies can be effectively exploited during the computation. We believe that the ability of supporting multiple dynamic layers can be useful in many contexts, as for example in Peer-to-Peer applications [10, 39, 11] or for classical graph analysis problems, such as connected components [28, 25] and centrality measures [27]. As a future work we plan to conduct a comprehensive analysis of the performance of the framework and a comparison with other approaches targeting large graph computation. We also plan to implement Telos on top of different distributed frameworks (e.g., FastFlow [3], Akka [1]) to assess the performance of our proposed approach regardless the performances provided by Apache Spark.

REFERENCES


*Edited by:* Frédéric Loulergue  
*Received:* September 17, 2016  
*Accepted:* March 11, 2017
SEQUENCE SIMILARITY PARALLELIZATION OVER HETEROGENEOUS COMPUTER CLUSTERS USING DATA PARALLEL PROGRAMMING MODEL

MAJID HAJIBABA, SAED GORGIN, AND MOHSEN SHARIFI

Abstract. Sequence similarity, as a special case of data intensive applications, is one of the neediest applications for parallelization. Clustered commodity computers as a cost-effective platform for distributed and parallel processing, can be leveraged to parallelize sequence similarity. However, manually designing and developing parallel programs on commodity computers is a time-consuming, complex and error-prone process. In this paper, we present a sequence similarity parallelization technique using the Apache Storm as a stream processing framework with a data parallel programming model. Storm automatically parallelizes computations via a special user-defined topology that is represented as a directed acyclic graph. The proposed technique collects streams of data from a disk and sends them sequence by sequence to clustered computers for parallel processing. We also present a dispatching policy for balancing the cluster workload and managing the cluster heterogeneity to achieve more than 99 percent parallelism. An alignment-free method, known as n-gram modeling, is used to calculate similarities between the sequences. To show the cost-performance superiority of our method on clustered commodity computers over serial processing in powerful computers, we simply use UniProtKB/SwissProt dataset for evaluation of the performance of sequence similarity as an interesting large-scale Bioinformatics application.

Key words: commodity cluster, parallelization, sequence similarity, Apache Storm

AMS subject classifications. 68W10, 68R10

1. Introduction. As a result of increases in the size of available genome sequence data, the processing and storage of such data have become one of the major challenges in modern genomic research. Bioinformatics applications such as finding genes in DNA sequences, or aligning similar proteins, all need complex computations and vast amounts of processing power beside massive memory capacity. Therefore, there is high demand for faster algorithms and more powerful computers to reduce the execution time of these applications.

For Bioinformatics applications, the primary form of information are raw DNA and protein sequences. Therefore, one of the first steps toward obtaining information about a new biological sequence is to compare it with a set of known sequences in existing sequence databases [1]. The results of comparisons often suggest functional, structural, or evolutionary analogies between sequences. For a given sequence, searching in sequences of protein databases is one of the most fundamental and important tools for predicting the structural and functional properties of uncharacterized proteins.

The similarity between two sequences (gene or protein) indicates that they may be derived from the same ancestral sequence by an evolution. This evolutionary similarity is called homology and similar sequences are known as homologous [2].

The most common metric showing the similarity between two instances is their distance. Computing distances between sequences in large datasets is a computationally intensive task [1]. To handle the complexity of this task, we can take advantage of parallelization techniques. Pairwise calculation provides a natural target for parallelization because all elements of the distance matrix are independent [1].

Using network-attached workstations as a platform for distributed and parallel computing is becoming more and more popular. This is due to the fact that today's desktop machines are extremely powerful as well as affordable. In contrast, dedicated supercomputers are often very expensive, so most research groups have only limited access to such machines. Commodity computers may be slower than commercial supercomputers, but they are readily accessible and usable for many tasks. Small networks of commodity computers can be used for coarse-grain parallelization of database searches. As a result, in response to the rapid increase in the amount of data generated by the new technologies, such as next-generation sequencing (NGS), researchers can use parallelization strategies and distributed systems on commodity clusters to accelerate the search in such datasets. However, the users of Bioinformatics tools are typically unaware of the advantages of emerging technologies in distributed computing. This is due to the difficulty of converting sequential jobs to distributed
ones and the challenge of understanding distributed technologies well enough to create and manage a distributed environment [3]. Therefore, it can be useful to show how to parallelize Bioinformatics applications that can be followed by Bioinformaticians.

A practical study on using parallel computing to speed up the Bioinformatics problems has different aspects. A rich and complex study of parallel computing techniques and technologies for solving Bioinformatics problems has been explored in [1]. In this paper, we use sequence similarity as a case study of Bioinformatics problems for applying parallelization strategy. But, we focus on alignment-free sequence similarity methods. So, parallelization strategy for alignment-based methods such as BLAST [4, 5] is out of scope of this work. On the other hand, we try to find a software parallel solution to sequence comparison, and hardware parallel solutions are not in our scope. Various parallel architectures for sequence similarity search are compared in [6]. Moreover, some researchers in this scope have used parallel technologies such as GPU to speed up the sequence analysis algorithms [7, 8, 9]. In this paper, we concentrate on having applications that are run both in parallel and in a distributed manner and ignore solutions that only consider running applications in parallel like GPU solutions. We use commodity clustered computers to distribute sequence searches much the same as other researches that have parallelized sequence searches on workstation clusters, such as the work in [10] that uses an alignment-based method. There are also other works that emphasis on parallelization of sequence similarity search [11, 12, 13, 14], but few works use streaming to overcome big data challenges [15, 16, 17]. For example, [15] has proposed a stream-based approach for NGS read alignment based on the IBM InfoSphere Streams computing platform deployed on Amazon EC2.

We also use stream processing for a data and compute-intensive scientific problem (i.e. DNA sequence analysis). But, as a software solution, our strategy is based on a high-level parallel programming paradigm in an open source stream processing framework named Apache Storm. In order to get an efficient use of Storm on a heterogeneous commodity cluster, we have developed a scheduler to balance the workload on processing nodes. The used similarity method, in our work, is based on n-gram that is derived from statistical language modeling that uses the Markov chains representation together with cross-entropy from information theory to get a measure of similarity between n-grams [18]. We use stream processing to overcome computation challenges as well as memory challenges in this type of sequence similarity search method [19, 20].

More precisely, our contributions are as follows:

- We use protein-sequence streaming as a data partitioning strategy and utilize stream processing for coarse-grain search in a large database. Using protein-sequence streaming instead of database partitioning, we can reduce the cost of storage in some solutions such as in cloud computing.
- We build a task dispatching strategy (i.e., a weighted round-robin scheduler) to provide a balanced workload among heterogeneous clustered computers. In this strategy, we dispatch tasks with corresponding data to processing elements. So, each element takes proper sized subsets of the dataset, according to its computing power.
- We deploy Apache Storm for parallelization of a word-based sequence similarity search method in a semi-automatic programmer directed manner.

The rest of this paper is organized as follows. Section 2 outlines the scope of the work, the method used for sequence similarity and the parallel framework used in this paper. Section 3 describes the parallelization concerns of our work and used strategy to overcome these concerns in a real heterogeneous distributed environment. Section 4 presents how we have evaluated the performance and effectiveness of our proposed strategy. Section 5 concludes the paper.

2. Background.

2.1. Sequence comparison. Sequence comparison is used to detect the similarity of proteins for explaining phylogenetic relations between them. Existing sequence comparison methods can be classified into two main categories:

1. Alignment-based methods.
2. Alignment-free methods.

Alignment-based methods [21, 22] use dynamic programming to find the optimal alignment. These methods assign scores to different possible alignments and select the alignment with the highest score. The similarity score between two sequences in alignment-based methods is measured by an alignment algorithm (e.g., BLAST
and its bigram model is illustrated in Figure 2.1, after calculating MLE for each token. Alignment-free methods [26, 27] have been developed to alleviate the limitations of alignment-based methods [20]. The similarity score of two sequences in an alignment-free method is measured by various distance metrics, such as Euclidean distance or Kullback-Leibler divergence [28].

The alignment-free methods can be subdivided into three different classes: gene contents, data compression, and word composition [19]. The latter that has received considerable attention counts the number of words shared between a subject and a query sequence. Basically, in word-based methods, an optimal word length and word composition [19]. The latter that has received considerable attention counts the number of words such as Euclidean distance or Kullback-Leibler divergence [28].

Some of the word-based methods [30, 31], determine the similarity between sequences by using a Markov model to estimate the probability that a sequence is relevant to a given query with respect to their word frequencies. In this paper, we deploy a similar method to calculate similarities between sequences, which is described in Section 2.2.

2.2. Similarity method. Amino acids consist of 20 different symbols that can be considered as the alphabet of a hypothetical language. Protein sequences can also be treated as texts written in this language. With this analogy, we can apply statistical language techniques in biological sequence analysis [18].

In these techniques, a Markov chain is built for n-gram models. For example, in Drosophila gene eyeless sequence [32], amino acids in the range of 30 to 40 are EAV, EAST, ASH. Available tokens of this gene in 2-gram model are continuous base pairs with length 2, which are {EA, AV, VE, EA, AS, ST, TA, AS, SH}, while in the 3-gram model, are continuous base pairs with length 3, which are {EA, AV, VE, EVA, EAS, AST, STA, TAS, ASH}.

The Shannon entropy [33] can be used to show how a sequence is fitted by an n-gram model, which is estimated by equation 2.1 [34].

\[ H(x) = - \sum_{w_n} P(w_n) \log P(w_{i+n-1}|w_i^{n-1}) \] (2.1)

In equation 2.1, \( w_n \) corresponds to \{\( w_1, w_{i+1}, \ldots, w_{i+n-1} \). The summation is over all feasible combinations of successive \( w \) with size \( n \), i.e. \( w = \{\{w_1, w_2, \ldots, w_n\}, \{w_2, w_3, \ldots, w_{n+1}\}, \ldots\} \). \( P(w_n) \) is a joint probability that can be broken down using the Chain Rule to yield equation 2.2.

\[ P(w_n) = P(w_i) P(w_{i+1}|w_i) P(w_{i+2}|w_{i+1}) \ldots P(w_{i+n-1}|w_{i+n-2}) = \prod_{k=i}^{i+n-1} P(w_k|w_i^{k-i}) \] (2.2)

In equation 2.2, \( P(w_{i+n-1}|w_{i+n-1}) \) is the conditional probability of the nth word of a n-gram with respect to the previous \( n-1 \) words. Using the maximum likelihood estimation (MLE) [33], this term can be estimated by using the n-gram frequencies:

\[ P(w_{i+n-1}|w_i^{n-1}) = \frac{C(w_{i+n-1})}{C(w_i^{n-1})} = \frac{C(w_n)}{C(w_i^{n-1})} \] (2.3)

In equation 2.3, \( C(w_n) \) is the count of \( w_n \). For example, in the aforementioned Drosophila gene eyeless sequence [32], the probability of bigram AS is:

\[ P(A|S) = \frac{C(AS)}{C(A)} = \frac{2}{3} = 0.66 \]

and its bigram model is illustrated in Figure 2.1, after calculating MLE for each token.
If equation 2.1 is applied to two different sequences $X$ and $Y$, the outcomes show which sequence is better fitted by the model, but cannot be used for their direct comparison. Thus, the similarity between two sequences must be represented as equation 2.4.

$$H(x, y) = -\sum w_i^n P_X(w_{i}^{n}) \log P_Y(w_{i+n-1}^{n-1})$$

In equation 2.4, $P_X(w_i^n)$ relates to the subject sequence $X$ and $P_Y(w_{i+n-1}^{n-1})$ relates to the query sequence $Y$ whose model has to be estimated. Variable $w_i^n$ runs over all the words (or $n$-grams) of the query protein sequence.

Now, if we let $S_r$ be a subject sequence and $S = S_1, S_2, \ldots, S_N$ be the target protein database, then we can compute the similarity between them by using equation 2.4. The first step is the computation of reference score for the subject protein by calculating $H(S_r, S_r)$. Next, each sequence in the target database, $S_i (i = 1, \ldots, N)$ is given as the model sequence for calculating $H(S_r, S_i)$. After these calculations, we can have $N$ dissimilarities that are the absolute differences against the reference score $D(S_r, S_i) = |H(S_r, S_i) - H(S_r, S_r)|$, for all $i = 1, \ldots, N$. Finally, by ordering these $N$ dissimilarity measures, we can simply find the most similar sequences with the lowest distance to the subject sequence.

For protein coding genes, a tuple size of 3 can be a good choice [35] with less sensitivity and computation, but for more accuracy in this paper, we have chosen $n = 4$.

2.3. Apache Storm. Apache Storm is a real-time stream processing framework built by Twitter that is available as an Apache project [36]. After the batch processing became popular, it was realized that in many cases, the turnaround time was unacceptable. Given the needs for low-latency asynchronous stream processing solutions, Storm has tried to address these needs.

Storm is a scalable, fault-tolerant, distributed and real-time platform that provides distributed stream processing in a cluster. The Storm programming paradigm consists of Streams, Spouts, Bolts, and Topology. A Stream is a continuous unlimited sequence of data that can be processed in a parallel and distributed fashion. A Spout acts as a source that Streams come from and a Bolt takes the input Streams, processes them and produces new output Streams. The Spouts and Bolts are organized in a directed acyclic graph (DAG) called a Topology (Figure 2.2). An application developer that uses Storm can define an ideal Topology to describe communications between processing elements in his/her application and declare data dispatching mechanisms between processing elements. In Storm, data placement and distribution are provided by this user-defined Topology. Bolts and Spots in this topology are connected together with stream grouping. Stream grouping defines how Streams should be distributed among the Bolt’s tasks. For example, in shuffle grouping, tuples are randomly spread over the Bolt’s tasks such that each Bolt gets an equal number of tuples or in all grouping, the Stream is replicated across all tasks of the Bolt. Storm does not use intermediate queues to pass Streams between tasks. Instead, Streams are passed directly between tasks using batch messages at the network level to achieve a good balance between latency and throughput. Storm employs a master-worker computational model wherein the master is the main process that distributes tasks among the workers. Each worker process runs a Java Virtual Machine (JVM), on which it runs one or more executors. An executor is a thread in the system that is generated by a worker process and runs within the workers JVM. Executors are made of one or more tasks. The actual work for a Bolt or a Spout is done with the task. A worker process executes a subsection of a Topology on its own JVM.
Fig. 2.2. An example of Storm topology (components with the same color have the same work)

```java
Config conf = new Config();
conf.setNumWorkers(3); // use three worker instances

// define new topology
TopologyBuilder topologyBuilder = new TopologyBuilder();

// create Spout tasks using an object of user defined class of GreenSpout
// with two executors (threads) that should be assigned to execute this bolt
topologyBuilder.setSpout("green-spout", new GreenSpout(), 2);

// create Bolt tasks using an object user defined class of NavyBlueBolt
// with three tasks that should be assigned to execute this bolt in one executor (thread)
topologyBuilder.setBolt("navy-blue-bolt", new NavyBlueBolt(), 1).setNumTasks(3)
.allGrouping("green-spout");
topologyBuilder.setBolt("blue-bolt", new BlueBolt(), 2).shuffleGrouping("navy-blue-bolt");

StormSubmitter.submitTopology("mytopology", conf, topologyBuilder.createTopology());
```

Fig. 2.3. An example program in Storm

The Storm resource manager divides nodes into slots and for each worker node, the user configures how many slots exist on that node. The Storm default scheduler uses a simple round-robin strategy [37]. When a job is submitted to the master, the scheduler counts all available slots on the worker nodes and assigns worker instances to nodes one by one in a round-robin manner. It deploys workers so that each node in a topology has almost an equal number of worker instances. The scheduler gets a job and decomposes it into tasks based on the topology, which can be delivered to slots.

Here are some reasons why Storm has been chosen as our choice for stream processing. Firstly, it is one of the leading open source stream processing tools that guarantees scalable, reliable and fault-tolerant processing of data. Secondly, compared with other leading open source tools such as Apache Spark, Storm processes the incoming streams in real time without any intentional latency. Thirdly, Storm has an easy programming paradigm (in contrast to map-reduce in Spark) and is usable with many programming languages (supports both JVM and non-JVM languages) without requiring any additional new concepts (such as Resilient Distributed Dataset (RDD) in Spark). Figure 2.3 shows a simple example Java code in Storm for the topology represented by Figure 2.2.

At last, but not least, Storm can be deployed on clustered commodity computers with low memory (1GB) and old architecture, while Spark needs high memory capacity for in-memory processing.

3. Distributed computation and parallelization. As mentioned in Section 1, Bioinformatics is confronted with increasingly large datasets. Processing of these datasets takes unacceptably long time on a single computer. Therefore, distributed computing on multiple computers is becoming an attractive approach to achieve shorter execution times [3]. In this section, we describe how to distribute sequence comparison jobs using a stream processing model on commodity computers to process large data in parallel.
Sequence comparison tasks can run on parallel processors using either coarse-grain or fine-grain methods [6]. In a coarse-grain method, sequences are partitioned equally among the processing elements that are appropriate for searches in a large database. So equal sized subsets of the database are assigned to processing elements, one subset to one processing element. Then, each element performs sequence analyses independently on its subset of the database. If there is a small number of sequences, coarse-grain parallelism may not be a good method. In these cases, a fine-grain method can be used to get a better speedup [6]. In our work, in order to evaluate the search in a huge database on a commodity cluster, we use coarse-grain parallelization to minimize the interactions between parallel processes.

Manually developing parallel programs is a time consuming, complex and error-prone process. Up to now, various tools have been available to assist programmers in converting serial programs into parallel ones. Designing and developing parallel programs by these tools requires the use of a parallel programming model such as a message passing or a data-parallel model. In distributed-memory parallel computation, a data-parallel model does not need to pass messages and thus makes the programming easier. A well-known representation of the data-parallel model is a Directed Acyclic Graph (DAG) in which nodes represent application tasks and directed arcs represent inter-task dependencies. One such tool that offers semi-automatic parallelization and follows the data-parallel model in a DAG is the Apache Storm that was described in Section 2.3.

The Storm programming model provides a distributed model for processing of streams on processing elements, wherein each element processes the input stream. Since batch processing is a specialization of the stream processing [38], we can use stream processing frameworks to do batch processing works. In this sense, we can aggregate the streams arriving in a time period and pass the aggregate to a processing element. So, Storm assumes the incoming streams as a batch and a set of batch tasks can be executed in parallel in a stream processing framework. In this manner, each task takes a chain of inputs, processes them using a user-defined function, and produces a result.

For sequence similarity, in this paper, a simple topology is used in Storm. In this topology, a Spout receives data and constructs a sequence from character streams to prepare the data elements in protein-sequence streaming. The Spout sends the result to main processing elements (i.e. Bolts) to compare them with the subject sequence. The Spout sends sequences asynchronously to Bolts via a queue channel, so Bolts have their input data ready for execution. If the queue does not get empty during execution, with a sufficient number of Bolts, we can fully utilize the CPU cycles of the nodes. The subject sequence can be retrieved from a distributed coordination system such as Apache Zookeeper [39]. Sequences are sent from Spout to Bolts with a statically balanced Weighted Round Robin method that is described later (Algorithm 2). This architecture is illustrated in Figure 3.1.

For all schedulers in a distributed system, fairness is a critical feature to be considered. The round robin strategy as the default Storm scheduler in a shared heterogeneous cluster, which has multiple nodes with different hardware configurations, may not be fair. In default scheduling, although the processing is done in parallel, a job waits for its slowest worker to finish.

To balance the workload, we must partition the database into a number of portions according to the number and the power of processors allocated. To do this, our scheduling algorithm gets benchmarking data (as described in Algorithm 1) and then dispatches data elements according to their class weights to balance the workload of the cluster (as described in Algorithm 2).

By using the weights that are taken from benchmarks, the scheduling described in Algorithm 2 minimizes the imbalance ratio in comparison to the default scheduler; the imbalance ratio is the ratio of largest and smallest load on a processing instance, that we measure it in the next section.

In the next section, we compare the performances of the default scheduling and our proposed scheduling, as well as the cost-adjusted-performance of the clustering.

4. Experiments and results. There are various ways to measure the performance of parallel codes. To be rigorous, the speedup obtained by a parallel implementation should be compared with the best available sequential code for that problem. Also of importance is the concept of efficiency, defined as the ratio of speedup to the number of processors, and the computation to communication ratio. But the speedup is not quite calculable due to heterogeneity of clustered computers. Also, sequence-search algorithms can be measured along many dimensions such as execution time (or speed), millions of cell updates per second (MCUPS), deployment cost,
Fig. 3.1. Sequence similarity distributed computing system overview

Algorithm 1 Prepare information for choosing tasks

Input: Benchmark is information receive from benchmarking phase
Output: WorkersMeta is a List of workers’ metadata

1: Info {
   id, id of a worker that is running on a node
   weight, class weight of the worker
   counter, the count of tasks must execute on the worker
};
2: cluster ← fetch running workers
3: for each worker ∈ cluster do
   4: id ← identification number of the worker
   5: weight ← derive the weight of node from Benchmark using GCD
   6: counter ← weight * factor > factor used to round the weight to a proper counter
      (normally is 10)
   7: tmpInf ← (Info)[Id, weight, counter]
   8: WorkersMeta.add(tmpInf)
   9: end for
10: return WorkersMeta

and sensitivity [40]. In this section we measure the imbalance load ratio and the speedup of our solution. At last, we investigate the cost-adjusted-performance that is the product of execution time multiplied by the deployment cost.

For evaluation, the proposed method has been applied to publicly available protein database SWISS-PROT [41] as the target database to compare with the genome HIV-gp120 as a query sequence [42]. The input data (target and query) are all FASTA formatted sequence files. Characteristics of the target dataset and the query sequence are shown in Tables 4.1 and 4.2 respectively.

The studied similarity method has been benchmarked on several testbed systems in an effort to characterize their performance. We first present the performance on a commodity cluster with default Storm scheduler, demonstrating a poor performance caused by heterogeneity. Our comparative study of the performance of our proposed scheduling shows significant improvement in execution time.
Algorithm 2 Choose worker for processing the sequence

**Input:** Task is a task for comparing two sequence, WorkersMeta is a List of workers’ metadata

**Output:** worker is the id of a worker to running the task

1. Let \( n \) be the size of WorkersMeta List
2. Let workerInf\([1 \ldots n]\) be an Array of Info initiated from WorkersMeta
3. worker \( \leftarrow -1 \)
4. **Label : WorkerSelection**
5. \( i \leftarrow 0 \)
6. **while** \( i < n \) **do**
7. \( \text{counter} \leftarrow \text{workerInf}[i].\text{counter} \)
8. **if** \( \text{counter} > 0 \) **then**
9. \( \text{worker} \leftarrow \text{workerInf}[i].\text{id} \)
10. \( \text{counter} \leftarrow \text{counter} - 1 \)
11. **break**
12. **end if**
13. \( i \leftarrow i + 1 \)
14. **end while**
15. **if** worker \( = -1 \) **then**
16. **for all** worker \( \in \text{workerInf} \) **do**
17. \( \text{worker}.\text{counter} \leftarrow \text{worker}.\text{weight} \ast \text{factor} \)
18. **end for**
19. **goto WorkerSelection**
20. **end if**
21. **return** worker \( \triangleright \text{Send Task to Worker} \)

**Table 4.1**

<table>
<thead>
<tr>
<th>SWISS-PROT dataset characteristics</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Characteristic</strong></td>
</tr>
<tr>
<td>Name</td>
</tr>
<tr>
<td>Number of sequences</td>
</tr>
<tr>
<td>Shortest sequence</td>
</tr>
<tr>
<td>Longest sequence</td>
</tr>
<tr>
<td>Average nucleotides per sequence</td>
</tr>
<tr>
<td>Total number of nucleotides</td>
</tr>
</tbody>
</table>

Our test cluster had 10 compute nodes, each with 1GB memory and Intel processors with different architectures. Specifications of nodes deployed in the cluster, the execution time for each node to compare subject sequence with previously known target sequences in the dataset, and the number of each node are stated in Table 4.3. Compute nodes ran Apache Storm 0.9.3 under Ubuntu-12.04 to execute 1 or 2 workers per node according to the number of cores.

To evaluate our cluster, let’s consider a cluster wherein we are given \( m \) workers for scheduling that are indexed by the set \( W = w_1, \ldots, w_m \). There are additional given \( n \) tasks for scheduling that are indexed by the set \( T = t_1, \ldots, t_n \). Let \( T_i \) be the set of tasks scheduled on \( w_i \). Then, the load of the worker \( i \) (that is \( w_i \)) is defined by equation 4.1.

\[
\ell_i = \sum_{t_j \in T} C_{t_j, i}
\]

In equation 4.1, task \( t_j \) takes \( C_{i, j} \) units of time if it is scheduled on \( w_i \). The maximum load of scheduling
## Table 4.2

**SHIV-gp120 characteristics**

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Name</td>
<td>HIV1 HXB2 GP120</td>
</tr>
<tr>
<td>Length</td>
<td>481</td>
</tr>
<tr>
<td>Residues</td>
<td>31-511</td>
</tr>
</tbody>
</table>

## Table 4.3

**Specifications of the cluster nodes**

<table>
<thead>
<tr>
<th>CPU Model</th>
<th># of Cores</th>
<th>Price¹</th>
<th>Single Thread Execution Time</th>
<th># of Nodes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Pentium Processor E2180 (1M Cache, 2.00GHz, FSB 800MHz)</td>
<td>2</td>
<td>$0.5</td>
<td>1h 15m</td>
<td>1</td>
</tr>
<tr>
<td>Intel Pentium Processor E2160 (1M Cache, 1.80 GHz, FSB 800MHz)</td>
<td>2</td>
<td>$0.01</td>
<td>2h 10m</td>
<td>2</td>
</tr>
<tr>
<td>Intel Pentium 4 Processor HT (3.20GHz, 1M Cache, FSB 800MHz)</td>
<td>1</td>
<td>$2.2</td>
<td>1h 50m</td>
<td>3</td>
</tr>
<tr>
<td>Intel Pentium 4 Processor (2.40GHz, 512K Cache, FSB 533MHz)</td>
<td>1</td>
<td>$1.99</td>
<td>3h 30m</td>
<td>3</td>
</tr>
<tr>
<td>Intel Celeron D Processor 336 (256K Cache, 2.80GHz, FSB 533MHz)</td>
<td>1</td>
<td>$2.95</td>
<td>4h 20m</td>
<td>1</td>
</tr>
</tbody>
</table>

is called the makespan of the schedule and is given by equation 4.2.

\[
\ell_{\text{max}} = \max_{i \in \{1, \ldots, m\}} \ell_i
\]  

In our test case, let $T$ be the set of sequence comparison tasks that is submitted to the master. Each task is composed of two subtasks $t_a$ and $t_b$. $t_a$ is the task of constructing a sequence from Stream and $t_b$ is the comparison of the sequence with the subject sequence. Since $t_a$ is a lightweight task with respect to $t_b$, i.e. $t_b \gg t_a$, and $t_a$ always runs on a fixed node (Spout node), we can ignore it from calculations. In addition, if we assume all sequences have the same length, so all tasks would be identical. In our dataset, the difference between sequence lengths is not significant, so for simplicity in calculations, we can assume that all tasks are identical. Sequence comparison tasks have also no data dependencies and are independent of each other in a non-preemptive manner.

Our cluster of computers was composed of 7 one core PCs and 3 double core PCs. To achieve a high level of parallelism, we used a fixed number of workers on each node according to its number of cores. Since we set cores per node as computing resources, we had 13 workers. One worker was used as Spout to collect and dispatch data sequentially. Therefore, twelve ($m = 12$) workers $W = w_1, w_2, \ldots, w_{12}$ were left for sequence comparison in parallel. Scheduling was carried out at worker level and each worker used First-In, First-Out (FIFO) method for performing the sequence comparison tasks.

By benchmarking, we estimated the time taken by each worker on a node to perform each task. The nodes in the cluster were classified by system benchmarking before submitting a topology. In the benchmarking phase, we ran several sequence comparisons on each node to get a task execution time. A task execution time was measured based on the number of sequences processed in a time period. The benchmarking results are stated in Table 4.4.

In this work, the workers are classified in $p$ classes as $G = \{g_1, g_2, \ldots, g_p\}$ wherein $g_i$ is an index for class $i$. So, the makespan will be $\ell_{\text{max}} = \max_{i \in \{1, \ldots, p\}} \ell_i$. Wherein $\ell_{g_i} = \sum_{t_j \in T_{g_i}} C_{g_i, j}$ denotes the load of

¹ These prices are taken from online marketplaces such as Amazon and eBay.
The Storm default scheduler uses a simple round-robin strategy that grants the same number of tasks (\( \frac{\text{sizeof} T_m}{m} \)) to each worker. In our test case, each task is a sequence comparison from the dataset with the subject sequence that is 460903 tasks of sequence comparison. Therefore, the makespan of the default scheduler at Storm is the following:

\[
\ell_{\text{max}} = \sum_{t_j \in T_g} C_{g,j} = \frac{460903}{12} \times C_{g,j} = 38409 \times 0.0338 \approx 1,298
\]

in which,

\[
T_g = \{t_k, t_{k+12}, t_{k+(2\times12)}, \ldots, t_{k+(38408\times12)} \} \mid 1 \leq k \leq 12, C_{g,j} \approx 0.0338
\]

To efficiently use a parallel computer system, a balanced workload among the processors is required. To compare the effectiveness of balancing the workload, the percentage of load imbalance (PLIB) \([43]\) is defined by equation 4.3.

\[
PLIB = \frac{\ell_{\text{max}} - \ell_{\text{min}}}{\ell_{\text{max}}} \times 100
\]

\(PLIB\) is the percentage of the overall processing time that the first finished processor must wait for the last processor to finish. This number also indicates the degree of parallelism. For example, if \(PLIB\) is less than one, we achieve over a 99 percent degree of parallelism. Therefore, a computational method with a lower \(PLIB\) is more efficient than another one with a higher \(PLIB\). The workload is perfectly balanced if \(PLIB\) is equal to zero \([43]\).

For default scheduler, \(PLIB\) is obtained as follows:

\[
\ell_{\text{min}} = \sum_{t_j \in T_g} C_{g,j} = \frac{460903}{12} \times C_{g,j} = 38409 \times 0.0097 \approx 373
\]

\[
PLIB = \frac{\ell_{\text{max}} - \ell_{\text{min}}}{\ell_{\text{max}}} \times 100 = \frac{1298 - 373}{1298} \times 100 \approx 71
\]

Therefore, in this case, we have less than 29 percent parallelism. In this work, the goal is to minimize the makespan, i.e. the completion time of the last tasks in the schedule. For this goal, we have to achieve ideal workload balance, where \(PLIB = 0\). In our proposed scheduling method, each worker gets tasks according to its computation power (or weight). This means that \(\ell_1 \approx \ell_2 \approx \ldots \approx \ell_{12}\).

To obtain the weight of each worker from the benchmark we calculate the greatest common divisor (GCD) of task execution times on nodes and set weights accordingly. Assuming that the GCD of task execution times

<table>
<thead>
<tr>
<th>Class (p)</th>
<th># of Slots</th>
<th>Job Completion Time</th>
<th>Sequences</th>
<th>Task execution time per worker (core)</th>
<th>Performance (sequence second)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>75m = 4500s</td>
<td>460,903</td>
<td>0.0097</td>
<td>102</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>110m = 6600s</td>
<td>460,903</td>
<td>0.0143</td>
<td>70</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>130m = 7800s</td>
<td>460,903</td>
<td>0.0169</td>
<td>59</td>
</tr>
<tr>
<td>4</td>
<td>3</td>
<td>210m = 12600s</td>
<td>460,903</td>
<td>0.0273</td>
<td>36</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>260m = 15600s</td>
<td>460,903</td>
<td>0.0338</td>
<td>29</td>
</tr>
</tbody>
</table>
is $d$, then we can set the weight of workers as in equation 4.4.

$$Weight_{g_i} = \frac{\sum_{k=1}^{p} execution\ time\ of\ w_{g_k}}{\sum_{k=1}^{p} execution\ time\ of\ w_{g_k}}$$  \tag{4.4}$$

In our example $d = 13$ and we have

$$\sum_{k=1}^{5} execution\ time\ of\ w_{g_k} = \frac{execution\ time\ of\ w_{g_1}}{d} + \frac{execution\ time\ of\ w_{g_2}}{d} + \ldots + \frac{execution\ time\ of\ w_{g_5}}{d} = 7.5 + 11 + 13 + 21 + 26 = 78.5$$

So,

$$Weight_{g_1} = 10.4, Weight_{g_2} = 7.1, Weight_{g_3} = 6, Weight_{g_4} = 3.7, Weight_{g_5} = 3$$

In our test case, Storm selects one slot of a node in class 3 as master process. So we have

$$T_{g_i} = \frac{460903}{10.4 \times 2 + 7.1 \times 3 + 6 \times 3 + 3.7 \times 3 + 3} = \frac{460903}{74.2}$$

$$\ell_{g_1} = \sum_{t_j \in T_{g_1}} C_{g_1,j} = 6212 \times 10.4 \times 0.0097 \approx 627$$

$$\ell_{g_2} = \sum_{t_j \in T_{g_2}} C_{g_2,j} = 6212 \times 7.1 \times 0.0143 \approx 631$$

$$\ell_{g_3} = \sum_{t_j \in T_{g_3}} C_{g_3,j} = 6212 \times 6 \times 0.0169 \approx 630$$

$$\ell_{g_4} = \sum_{t_j \in T_{g_4}} C_{g_4,j} = 6212 \times 3.7 \times 0.0273 \approx 627$$

$$\ell_{g_5} = \sum_{t_j \in T_{g_5}} C_{g_5,j} = 6212 \times 3 \times 0.0338 \approx 630$$

$$\ell_{\text{max}} = \max \ell_{g_i} \approx 631$$

Thus, we expect that our scheduler should perform twice better than the default scheduler (based on their $\ell_{\text{max}}$, i.e. 631 compared to 1298), which is also shown by our experimental results in Figure 4.1.

Figure 4.1 shows the turnaround times under the default scheduler and our proposed scheduling method according to the class of nodes in the cluster; the turnaround time includes time to load workers, submission time of tasks to workers, scheduling time, synchronization time, inter-node communication time, and delays in acknowledging.

Experimental results in Figure 4.1 show that our proposed method produces a smaller PLIB than the default scheduler.

$$PLIB = \frac{\ell_{\text{max}} - \ell_{\text{min}}}{\ell_{\text{max}}} \times 100 = \frac{631 - 627}{631} \times 100 \approx 0.6$$

Our scheduling method also achieved more than 99 percent degree of parallelism.

Program speedup is another important measure of the performance of a parallel program. By conventional definition of the speedup, if machine $M_1$ can solve problem $P$ in time $T_1$ and machine $M_2$ can solve the same problem in time $T_2$, the speedup of machine $M_1$ over machine $M_2$ on problem $P$ is represented by equation 4.5.

$$SP = \frac{T_1}{T_2}$$
Fig. 4.1. Comparison of turnaround times for each class of physical nodes and the whole cluster

If machine $M_2$ is composed of $m$ identical instances of the base processor of $M_1$, then we would expect $m$ processors to solve the solution $m$ times faster than a single processor. But this expectation is used in homogeneous clusters. For simple calculation of speedup in heterogeneous clusters, based on [44], if our cluster is a set $H = \{M_1, M_2, \ldots, M_m\}$ of $m$ distinct machines, the speedup of a heterogeneous cluster $C$ on problem $P$ is defined by equation 4.6.

\[
SP = \frac{\min\{T_{M_1}^P, T_{M_2}^P, \ldots, T_{M_m}^P\}}{T_C^P}
\]

(4.6)

In equation 4.6, $T_{M_k}^P$ is the execution time on machine $M_k$ to solve problem $P$. In other words, the fastest machine is selected for comparison to the cluster. For our cluster with $m = 13$ based on equation 4.6 the speedup is:

\[
SP = \frac{\min\{4500, 6600, 7800, 12600, 15600\}}{1170} = \frac{4500}{1170} = 3.8
\]

But this is not a good measure of speedup for our heterogeneous system due to the difference in nodes performance (slowest machine is 3.5 times slower than the fastest machine). An extension of the relative speedup for heterogeneous systems has been presented in [45], which is proved to be an appropriate tool for the evaluation of the speedup of parallel discrete event simulation in heterogeneous execution environments. So, accordingly, the relative speedup in this paper is calculated by equation 4.7.

\[
r_P = \frac{N_e}{T_C^P \times P_e}
\]

(4.7)

In equation 4.7, $N_e$ is the number of events in the system. The cumulative performance of the heterogeneous system can this be defined by equation 4.8.

\[
P_e = \sum_{i=1}^{NT} P_i \times N_i
\]

(4.8)

Let us denote the number of CPU types in a heterogeneous system by $NT$, the number and the performance of CPU cores available from type $i$ by $N_i$ and $P_i$, respectively. Since our problem is near to discrete event simulation, the relative speedup or efficiency of our cluster will be:

\[
P_e = 2 \times 102 + 3 \times 70 + 4 \times 59 + 3 \times 36 + 1 \times 29 = 787
\]
Table 4.5  
Cost and performance of the proposed method with other systems

<table>
<thead>
<tr>
<th>System</th>
<th># of Cores</th>
<th>Cost</th>
<th>Performance (turnaround time)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel Core i7-3770 Processor (8M Cache, up to 3.90GHz)</td>
<td>4</td>
<td>$344.99</td>
<td>26.5m</td>
</tr>
<tr>
<td>Intel Pentium G620 (3M Cache, 2.60GHz)</td>
<td>2</td>
<td>$78.12</td>
<td>40m</td>
</tr>
<tr>
<td>INTEL Xeon E5430 (12M Cache, 2.66GHz)</td>
<td>4</td>
<td>$40.00</td>
<td>48m</td>
</tr>
<tr>
<td>Proposed technique over given cluster</td>
<td>13</td>
<td>$16.04</td>
<td>19.5m</td>
</tr>
</tbody>
</table>

\[
r_p = \frac{460903}{787 \times 1170} \approx 50%\]

This value is not bad at all for such heterogeneous clusters [45] with low network bandwidths, especially when the speedup is limited by the serial section (i.e. Spout) of the program.

Scalability becomes the basic need for distributed systems. Because of some problems such as heterogeneity of our cluster and lack of more nodes, we cannot practically test the scalability of our solution. However, we try to measure the scalability of our solutions compared to other similar works that scale well.

A similar work to ours is a streaming approach in a distributed architecture for scaling up natural language processing methods [46] which also leverages Storm. This work describes a series of experiments carried out with the goal of analyzing the scaling capabilities of the language processing. It shows that the use of Storm is effective and efficient for scalable distributed language processing across multiple machines when processing texts on a medium and large scale. Likewise, as mentioned earlier, the used similarity method in this work is a form of natural language processing [31] and implemented using Storm in a heterogeneous distributed environment. So, we can conclude our solution is scalable in nature and is efficient in the same environment.

Storm was originally aimed for processing twitter streams at scale [36]. The authors in [47] propose an event detection approach using Apache Storm to detect events within social streams like Twitter that can scale to thousands of posts every second. It is really a big challenge to analyze the bulk amount of tweets to get relevant and different patterns of information on a timely manner. We observed that the sequence similarity algorithm is an embarrassingly parallel problem that is highly parallel and can be deployed on a distributed system. We can consider sequences as events and similarity of a sequence with the reference as a rule to detect events. It has one Spout that reads events from document (dataset for our case) and a pipeline topology like ours. So, through experimentation on a large Twitter dataset by mentioned paper, we can conclude that our approach can scale to the equivalent size of data.

As a last example, the authors in [48], have addressed the problem of data stream clustering by developing scalable distributed algorithms that run on the Apache Storm. They demonstrate experimentally that they are able to gain close to linear scalability up to the number of physical machines. Likewise, our used similarity method was applied to the clustering sequences, based on Markov chains representation known as n-gram in statistical language modeling [18]. We used this sequence clustering strategy in a stream processing manner on Storm. Therefore, with an optimistic attitude, we can conclude that our solution is scalable at the same level as this work. However, there are some other works that can be used to inference the scalability of our solution [49, 50, 51].

In order to evaluate the performance-per-cost, we just use CPU costs as an approximation of system cost. In our test case, the relation between computer system prices and CPU prices is perfect. The modern and more expensive CPUs need modern and more expensive motherboards, RAMs and also need more power consumption. So we ignore these costs and simply compare CPU costs. The cost of the total cluster and other systems based on the lowest prices (obtained from retail marketplaces) are shown in Table 4.5.

The "cost-adjusted-performance" of the mentioned cluster running Storm with proposed methods, using the multiplication of the runtime and the cost of the system, is compared with other systems in Figure 4.2. The
results show that a commodity cluster with our proposed scheduling method has a better performance-per-cost than other systems.

Although the proposed cluster has more cores, but it demonstrates the lowest cost-adjusted-performance (or highest performance-per-cost) compared to other single systems. The relative importance of equipment cost makes traditional server solutions less appealing for solving our problem because they increase performance, but decrease the performance-per-cost.

5. Conclusions and future works. Clustered commodity computers have already experienced enormous attention and used as a cost-effective platform for distributed and parallel processing of data/compute-intensive applications, compared to more expensive dedicated supercomputers. In Bioinformatics, searching in a database is the most widely used technique and is one of the most common targets to use parallelization in Bioinformatics. In this work, for parallelize sequence similarity methods, we use Storm as a stream processing framework. The Storm framework automatically provides some specifications for parallel computing, such as the scheduling, synchronization, and inter-machine communication. But other specifications, especially partitioning the input data and balancing the workload should be explicitly programmed using a given strategy such as the strategy we have proposed in this paper. Streaming can be a good choice instead of database partitioning when the cost of storage and/or bandwidth is important.

In a perfect world of parallelization, for n processors, the runtime should be n times faster than doing the same work on one processor. However, in a real world, the performance of a parallelization is decreased due to the interaction between processes and synchronization. Moreover, the heterogeneity affects the workload balancing; dividing the jobs equally across machines in a heterogeneous cluster leads to load imbalance. So, efficient scheduling of applications based on the characteristics of computing nodes can yield significant speedups. In this paper, we tried to alleviate these obstacles by running coarse-grain CPU-intensive tasks on loosely-coupled workers with the same workload according to their power.

In the first step to cut down parallelization costs, we diminish the process interactions via reducing the number of tasks. In this work, we try to minimize process interaction by creating coarsely-grained tasks. In the second step after minimizing interactions with proper granularity, communications will be addressed. In a distributed memory fashion, inter-process communications is performed by sending messages over the network. This message-passing paradigm forces programmers to deal with issues such as the location of the data, the method of the communication, and the communication latencies. However, by using a data-parallel model as an explicit programming paradigm for distributed-memory parallel computation that is followed by Storm, the programmer is free from details of message passing. On the other hand, in heterogeneous environments, the speedup suffers from unpredictable behavior that is due to diversities in the performance of CPUs. Getting
a good performance in a heterogeneous distributed system by distributing tasks and dispatching data in such manner that heterogeneity does not affect the speedup is a challenging problem. In this paper, we use an approach that distributes tasks and balances the workload among nodes and provides twofold speedup on a heterogeneous distributed environment.

It should be noted that parallelization strategies presented here would also benefit other commonly used Bioinformatics tools. The alignment-based methods such as BLAST can also be parallelized using our proposed method by streaming the query sequences. Consequently, other algorithms in computational biology may take advantage of performance improvement by this method on cluster based implementations. By running parallel applications on large commodity clusters with tens of nodes, researchers can cheaply perform analyses with acceptable execution time. We are currently studying the potential parallelism of the algorithm, especially in balancing the workload and also the programming paradigms of parallel systems such as MapReduce. In our future work we are going to consider sequence lengths in calculating loads on each node and use a dynamic workload balancer to avoid benchmarking.

REFERENCES


Edited by: Frédéric Loulergue
Received: August 29, 2016
Accepted: March 6, 2017
PVL: PARALLELIZATION AND VECTORIZATION OF AFFINE PERFECTLY NESTED-LOOPS CONSIDERING DATA LOCALITY ON SHORT-VECTOR MULTICORE PROCESSORS USING INTRINSIC VECTORIZATION

YOUSEF SEYFARI, SHAHRIAR LOTFI, AND JABER KARIMPOUR

Abstract. There is an urgent need for high-performance computations. Cores and Single Instruction Multiple Data (SIMD) units are important resources of modern architectures to speed up the execution of programs. Also, the importance of the data locality cannot be neglected in computations. Using cores, SIMD units, and data locality simultaneously is critical to gain peak performance of the architecture. But, there are a few research efforts trying to consider these three resources at the same time. There is a challenge in choosing loops which could be whether run on SIMD units or cores for vectorization and parallelization, respectively. This paper proposes an approach, named PVL, for parallelization and vectorization of nested loops considering data locality based on the polyhedral model on short-vector multicore processors. More precisely, PVL, tries to satisfy dependencies in the middle levels of nested loop (the levels between outermost and innermost levels) while trying to move dependence-free loops to the outermost and innermost position in order to parallelize and vectorize them, respectively. The experimental results show that the proposed approach, PVL, is significantly effective compared to the other approaches.

Key words: short-vector multicore processors, parallelization, vectorization, perfectly nested-loops

AMS subject classifications. 65Y05

1. Introduction.

1.1. Motivation. Since the computers have become publicly available, the demand for more increasingly speed has not vanished. However, it becomes more difficult to speed up the processors by increasing the frequency. Two major problems with speeding up the processors are overheating and power consumption [1, 2]. One of the proposed solutions to these barriers is multicore architecture. Nowadays, there is a growing trend in processor industry towards multicore processors. This trend has involved two different areas: (1) ordinary users and (2) supercomputers. Presently, typical users can get better response time in CPU-intensive applications due to improved multitasking with the help of multicore processors. The appearance of multicore architecture also has brought the supercomputing area into a new era. In fact, multicore processors have already been widely used in parallel computing. Lei et al. [2], in 2007 reported that more than 20% of supercomputers processors are multicore processors, but in the last report of Top500 supercomputers list published in November 2016, there is no supercomputer with single core processor. In other words, 100% of processors of supercomputers are multicore processors [3]. These facts accentuate the importance of effective use of multiple cores.

Besides executing different instructions on multiple processing units simultaneously, namely parallelism, an alternative approach has been proposed which employs certain instructions called vector instructions [4]. Vector instructions would initiate an element-wise operation on two vector quantities in vector registers which could be loaded from memory in a single operation; these machines are called vector machines [5]. Since the late 90’s, specialized processing units called Single Instruction Multiple Data (SIMD) extensions have been included in the instruction set architecture (ISA) of processors to exploit a similar kind of data parallelism as vector machines [6]. However, since the width of these vector instructions is relatively small, they are also called short-vectors [7]. But due to the growing demand for speed, the width of vector-SIMD instruction sets is constantly increasing (for example, 128 bits in SSE [8], 256 bits in AVX [9] and 512 bits in LRBni [10]). According to Cebrian et al. [11], in addition to the performance, vectorizing using short-vectors has also a great impact on energy efficiency. These highlights the significance of the effective use of SIMD vectors. The problem gets more complicated when both parallelization and vectorization are considered together.

1.2. The problem. Today, computations from complex scientific computations such as signal and image processing demand high-performance computing to be solved faster. These problems are characterized by long running computations with spending most of their running time in nested loops. Due to the long consumed
time in the loops, they are privileged candidates for parallel execution on both kinds of mentioned processing resources: (1) multiple cores and (2) vector-SIMD. In order to fulfill the computing needs of scientific computations, it is essential to use both multiple cores and vector-SIMD effectively.

Listing 1
The general form of the perfectly nested loops

for(\(i_1 = L_1; i_1 <= U_1; i_1 = T_1\)\}
  \(\text{for}(i_2 = L_2; i_2 <= U_2; i_2 = T_2)\}\}
  \text{...}
  \(\text{for}(i_n = L_n; i_n <= U_n; i_n = T_n)\}\}
\(S_1: \ A[f_1(i_1, i_2, ..., i_n) , f_2(i_1, i_2, ..., i_n), ..., f_m(i_1, i_2, ..., i_n)] = ...
S_2: \ = A[g_1(i_1, i_2, ..., i_n) , g_2(i_1, i_2, ..., i_n), ..., g_m(i_1, i_2, ..., i_n)]\}
\text{...}
\}

Listing 1, illustrates the general form of an n-dimensional perfectly nested loop with loop indices \(i_1, i_2, ..., i_n\) from the outermost to the innermost loop respectively. Each loop with index \(k\), in the loop nest has a lower bound \(L_k\), an upper bound \(U_k\) and a loop step of \(T_k\). The body of the innermost loop in perfect loop nest contains some statements that usually have some arithmetic calculation on arrays. The subscript of arrays is an affine function \((f, g)\) of loop indices \([5]\).

In this paper, we consider the problem of parallelization and vectorization of perfectly nested loops with dependences on modern architecture with cores and short-SIMD. With respect to the different sources for parallel execution including multiple cores and vector-SIMD, there are two kinds of loops: (a) loops that do not carry any dependences, that is, parallel loops which can be executed without any problem in different cores, (b) loops that do carry dependences, that is, this loops have to be executed serially. Among two different approaches for parallel execution namely cores and vector-SIMD, later one requires more constraints than cores. In addition to not having dependence carried by the loop, in order to vectorize them effectively without any overhead it is better the data to be contiguous in the memory. So, a few factors must be considered to run a nested loop on modern architectures with two different sources for parallel execution including multiple cores and vector-SIMD:

1. Multiple cores are used for coarse-grained parallelism, so having parallel loop at outermost level of nested loop is required to get better performance. In case the parallel loop is not in the outermost position, we have to move candidate parallel loop to the outermost level if possible;
2. In order to use vector-SIMD to execute different iterations of a loop in parallel, it is better the data accessed by that loop be contiguous in the memory; in arrays, if it is row-major in memory, the contiguous data is the data in the last dimension of the array, that is, rightmost subscript in the arrays. Else, the contiguous data is the ones in the first dimension of the array, that is, leftmost subscript in the arrays (so contiguous data can be packed in vector registers and can be operated on by vector instructions);
3. Loops have to be dependence-free since our focus is on loops for executing in multiple cores or vector-SIMD.

A number of transformations have to be applied to the original loop nests to change the execution order such that the transformed loop nest can be parallelizable and vectorizable simultaneously. For our purpose, we have used loop strip-mining and loop interchange transformations. However, the application of a transformation on a loop nest is legal if it preserves the original data dependences in the loop nest. Polyhedral model is a powerful abstraction model that can be used to model loop nests, so transformations on each loop nest can be easily expressed. Also, the legality of transformation can be verified easily \([12]\). We have used Integer Linear Programming (ILP) with an objective function and a built-in legality checking constraints to obtain transformation. With this transformation, we try to move the best candidate vectorizable loop to the innermost position and the best candidate parallelizable loop to the outermost position. However, there are some loop nests that do not have one of these parallelizable/vectorizable candidate loops simultaneously. In this case, we
perform a loop strip-mining transformation before using ILP. For further description see Sec. 3. After having a parallel loop at the outermost position and vector loop at the innermost position, we generate intrinsic vector codes for the innermost vector loop and its statements.

1.3. Contributions. The main contributions of this paper are as follows:

• We propose a unified approach for parallelizing and vectorizing perfectly nested loops simultaneously with respect to the data locality.

• We use ILP with an objective function to get a proper transformation in order to parallelize, vectorize, and improve data locality of the given nested loop at the same time.

• To vectorize innermost vectorizable loop, we propose to generate intrinsic vector code from binary expression tree of the statements inside the loop body.

1.4. Paper outline. The remaining sections of this paper are organized as follows: after introduction, Sec. 2 includes mathematical basic concepts and a brief review of some related works. Section 3 includes the proposed approach. Section 4 includes evaluation and experimental results. Finally, Sec. 5 is dedicated to the conclusions.

2. Polyhedral Model and Related Work. In this section, after introducing required concepts for the polyhedral model, related works are presented.

2.1. Polyhedral Model. An important part of parallelizing/optimizing compilers is the transformation of programs. In this paper, by program transformation we mean loop-restructuring transformation since we focus on the loops. In order to apply transformations on loops easily and effectively, the abstract representation model of the loops is required. Polyhedral model is a powerful and flexible mathematical framework used for representing programs. It is based on a linear algebraic representation of programs [1, 13]. However, not all loops can be represented by polyhedral model except static control parts (SCoPs) [13, 14]. A SCoP is defined as a maximal set of consecutive statements, where loop bounds and conditionals are affine functions of the surrounding loop indices and parameters. The majority of scientific and engineering calculation kernels belongs to this class or can be re-expressed as SCoP [12].

The polyhedral model has four basic components to represent loops: (1) the iteration domain, (2) the access function, (3) dependence polyhedral and (4) the transformation.

The iteration domain is used to represent the dynamic instances of each statement in the loop body using a system of affine inequalities. The system of affine inequalities is derived from loop bounds enclosing the statement. Each derived inequality has to be expressed in the $Ax + b \geq 0$ form and iteration domain of a statement is expressed in the $D = \{ \overrightarrow{x} \in \mathbb{Z}^n, A\overrightarrow{x} + \overrightarrow{b} \geq \overrightarrow{0} \}$ form where $\overrightarrow{x} = (x_1, x_2, ..., x_n)^T$ is the iteration vector representing a loop nest with depth $n$ and $x_k$ is the $k^{th}$ loop index in the loop nest. The possible value for each loop index is an integer, so each entry of the iteration vector is the member of $\mathbb{Z}$.

For instance, in Listing 2, the iteration vector is $\overrightarrow{x} = (i, j)^T$ and the iteration domain of statement $S$ is $D_S = \{(i, j)|0 \leq i \leq N, 0 \leq j \leq M\}$ and its matrix form is as (2.1).

```
for(i = 0; i <= N; i + +){
    for(j = 0; j <= M; j + +){
        S: y[i] = y[i] + b[j] \times x[i + j]
    }
}
```

Listing 2

\[
D_S = \begin{bmatrix} 1 & 0 \\ -1 & 0 \\ 0 & 1 \\ 0 & -1 \end{bmatrix} \begin{bmatrix} i \\ j \end{bmatrix} + \begin{bmatrix} 0 \\ N \\ 0 \\ M \end{bmatrix} \geq \overrightarrow{0}, \quad (2.1)
\]

The access function is used to represent an access from each statement within loop nest to the data space.
There is an instance of memory reference for each point in the iteration domain of some statement like $S$. Each instance of memory reference accesses a cell of array $A$ that is shown by access function $F^S_A(\vec{x})$.

The **dependence polyhedral** is used to represent the data dependences in the loop nest. There is a data dependence between statements $S_1$ and $S_2$ if and only if both statements refer to the same memory location (that is the same cell of array) and at least one of them is a write, the statement that executes first is the source and the statement that executes later is the sink. The dependence polyhedral is essential in parallelizing/optimizing loops since they determine the transformations that preserve the meaning of the program and it models the dependences in the program using a set of equalities and inequalities. For example dependence polyhedral for Listing 2 is $D_{S,S} = \{(i, j, i', j')|0 \leq i \leq N, 0 \leq j \leq M, 0 \leq i' \leq N, 0 \leq j' \leq M, i = i'\}$ and its matrix form is as (2.2).

\[
D_{S,S} = \begin{bmatrix}
1 & 0 & 1 & 0 \\
1 & 0 & 0 & 0 \\
-1 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 \\
0 & -1 & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & 0 & -1 & 0 \\
0 & 0 & 0 & -1
\end{bmatrix}
\begin{bmatrix}
i \\j \\i' \\j'
\end{bmatrix}
+ \begin{bmatrix}
0 \\
0 \\
N \\
0 \\
0 \\
M \\
0 \\
0
\end{bmatrix}
= \begin{bmatrix}
0 \\
0 \\
N \\
0 \\
0 \\
M
\end{bmatrix}
\geq \begin{bmatrix}
0 \\
0
\end{bmatrix}
\tag{2.2}
\]

The **transformations** in the polyhedral model are used to change the iteration order of original loop nests. A program transformation in the polyhedral model is represented by a function that determines the logical order of statement instances based on surrounding loop indices of the corresponding statement, called scheduling function [14, 15].

Loop transformations have been applied to improve instruction scheduling, register use and cache locality and also to expose parallelism [16]. There are a lot of transformations such as loop reversal, loop interchange, loop distribution, strip-mining and so on. Because some loop transformations only reorder the iterations of a loop nest these are categorized into one group named Iteration-reordering transformations such as loop interchange and strip-mining; in addition to iteration-reordering some other loop transformations also reorder statements, statement instances and/or the operations within a statement such as loop distribution [16].

Some loop transformations can be represented using a scheduling matrix $\Theta$. For example in loop iterators $\binom{i}{j}$ of a 2-d loop nest, the loop interchange transformation can be shown by $\Theta \binom{i}{j} = \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix} \binom{i}{j}$ and loop reversal transformation can be represented by $\Theta \binom{i}{j} = \begin{bmatrix} -1 & 0 \\ 0 & 1 \end{bmatrix} \binom{i}{j}$. Because the final aim of transformation stage in this work is to expose hidden parallelism as a coarse-grained parallelization as well as a fine-grain vectorization, the most useful transformations are the strip-mining and the loop interchange; however loop strip-mining cannot be represented as a matrix.

Loop strip-mining is a transformation that can be applied to single loops and it has been applied successfully in kernels to run on vector machine platforms [16, 17] and since in short-vector multicore processors architecture there are also vector registers with the short length, loop strip-mining can be also applied. Listing 3 shows the loop strip-mined version of Listing 2. $P$ in Listing 3 is the number of available cores.
dependence. However, violating the input-dependence does not affect the meaning of a program.

There are four kinds of data dependences: input-dependence, true-dependence, anti-dependence and output-dependence. In order to have a legal transformation, it must satisfy (preserve) dependences in the program. That is, transformed program should generate the same outputs with the same order as the original program; otherwise, the transformation is not legal. In order to have a legal transformation, it must satisfy (preserve) dependences in the program. There are four kinds of data dependences: input-dependence, true-dependence, anti-dependence and output-dependence [5]. However, violating the input-dependence does not affect the meaning of a program.

Given data dependence $e$ between statements $S$ and $T$, dependence $e$ is said to be satisfied if for all pairs of dependent instances $(\vec{X}_S, \vec{X}_T)$ the source is executed before the sink. In other words, the schedule of the source instance is smaller than the schedule of the sink instance, i.e., if $\Theta$ represents the scheduling of statements, for all pairs of dependent instances: $\Theta(\vec{X}_S) < \Theta(\vec{X}_T)$ and for statements the schedule of source statement, $S$, is smaller than the schedule of sink statement $T$: $\Theta(S) < \Theta(T)$. Applying a transformation $\Theta$ on a program is legal if and only if (2.3) holds.

$$\forall e \in E \forall (\vec{X}_S, \vec{X}_T) \in D_{S,T} \Theta_T(\vec{X}_T) - \Theta_S(\vec{X}_S) \geq 0$$

where $D_{S,T}$ is dependence polyhedral of statements $S$ and $T$.

### 2.2. Legality of Transformations in Polyhedral Model.

In order to parallelize/vectorize loops during the process of loop transformation, the semantic of the program should not change, that is, transformed program should generate the same outputs with the same order as the original program; otherwise, the transformation is not legal. In order to have a legal transformation, it must satisfy (preserve) dependences in the program. There are four kinds of data dependences: input-dependence, true-dependence, anti-dependence and output-dependence [5]. However, violating the input-dependence does not affect the meaning of a program.

2.3. Related Work. Parallelization and vectorization are two important techniques to execute different iterations of loops simultaneously. However, most of the previous works have considered only one of them; while in order to get better performance, parallelization and vectorization have to be considered together since modern processors support both types of parallelization. Generally, works in loop optimization can be categorized into three different fields: improving data locality with loop transformations, loop tiling, and data transformations.

Data locality is a very important factor in improving the performance of the programs and especially loops [18, 19]. One of the important methods to deal with data locality is loop transformation such as loop fusion and loop distribution and others. Naci in 2007 [20] tried to improve data locality of loops with loop transformations. Ozturk in 2011 [21] presented a method based on constraint satisfaction problem (CSP) to handle data locality and parallelizing of loop nests. Parsa et al. [22] proposed a method to expose coarse-grain parallelism by reusing data to execute loops on multicore processors. They tried to find a scheduling function for nested loops using a polyhedral model that makes iterations of outer loops independent and consequently parallel. To find such a transformation (scheduling function), they tried to satisfy dependences in inner loops. Doing so, the reuse distance of the data is reduced. It is notable to mention that making outer loops dependence-free and moving dependences to inner loops has achieved just by the only main idea: to satisfy dependences at inner loops. To use vector-SIMD units of processors, the innermost loops have to be dependence-free, that is, either the innermost loop does not carry any dependences or if it carries some dependences, then another candidate dependence-free loop should be moved to the innermost position if it is legal. However with their idea, they make the innermost loops to carry dependences and as a result, they miss vectorization chance. Not only they have not considered the important technique of vectorization, but also their idea inhibits any next vectorization.

Tiling is a vital technique to gain both data locality and coarse-grained parallelization of loop nests [23, 24]. Parsa et al. [25] presented a genetic algorithm (GA) to tile the iteration space of the nested loops with more than three dimensions. They tiled the iteration space in a way that each individual tile can be executed on different processors simultaneously. Since the size and the shape of tiles are uniform, they just consider a tile...
in iteration space as a chromosome in GA. This method has some advantages including having no restrictions on loop dimensions and also after tiling, nested-loops can be executed in parallel. However, vectorization is not considered in this work. Krishnamoorthy et al. in 2007 [26] presented a method to tile loops for eliminating pipelined start and drained finish of the tiles. With this method in addition to improving data locality and gaining coarse-grained parallelization, they addressed the problem of unbalanced execution of tiles in multi-core systems. Bondhugula et al. in 2008 [27] proposed an iteration space tiling method based on polyhedral to execute on multicore processors. In this work, they presented a cost model to obtain parallelization and data locality at the same time. The aims of this tiling are minimization of communications and increasing data reuse in each processor. The advantage of this work is that it can be used on loops with any dimensions and the disadvantages of this work are the delays of pipelined start-up and drain of tiles and also vectorization has not been considered in this work. Bandishti et al. in 2012 [28] presented a new tiling method. This method was replaced traditional parallelopiped tiling in Pluto compiler.

Data layout transformation is another technique that has been using for preparing loops both to enable vectorization and also for improving data locality in the new architectures [29, 30]. Lu in 2009 [31] presented a data layout transformation method for optimizing data locality in multi-processor architecture of Non-Uniform Cache Architecture (NUMA). Jang et al. in 2010 [32] presented a mathematical model for acquiring access patterns of data and then computing the most proper data transformation in order to vectorize loops.

A number of the works have addressed the problem of parallelization and vectorization of the programs, however, they either focused on a very special kind of CPU like iPSC-VX or they tried to parallelize or vectorize a special programs only. These works are reviewed in the following section.

Krechel et al. [33] investigated parallelization and vectorization strategies for the solution of large tridiagonal linear systems on MIMID computers which have vector processors. In their experiments, they try to minimize communication on message-based computing systems and maximize the parallelism. In particular, they presented a distribution of large tridiagonal systems across different processes on iPSC2-VX architecture. Aykanat et al. [34] implemented Conjugate Gradient algorithm for exploiting both parallelization and vectorization on iPSC-VX/d2 architectures with 2-dimensional hypercube and used it to solve large sparse linear systems of equation. They achieve efficient parallelization by reducing communications and overlapping computations on the vector processor with internode communication. Crawford et al. [35] proposed a vectorization and parallelization approach for the application of the adiabatically-adjusting principal axes hyperspherical(APH) Hamiltonian used in time-dependent quantum reactive scattering calculations. They separate Hamiltonians for APH coordinates into its constituent parts and vectorize these to speedup computations required in matrix multiplications and then parallelize.

### 3. The Proposed Approach

In this section, we propose an approach for parallelizing and vectorizing perfectly nested loops with dependences on modern architecture with cores and short-SIMD.

There are two different cases in the original loop nest that have been dealt with in the proposed method. In the first case, the original loop nest has more than one dependence-free loop one of whose has contiguous data in the memory and in the second case the original loop nest has just one dependence-free loop whose data is contiguous in the memory. In the first case, employing loop strip-mining is not required and it is sufficient to use loop interchange transformation to move parallel/vector loop to proper positions.

#### Listing 4

The summation kernel, $C=A+B$

```
for(j = 0; j <= N; j + +){
    for(i = 0; i <= M; i + +){
    }
}
```

For example the loop nest in Listing 4 has two dependence-free loops but because the arrays are stored in row-major, in order to enable vectorization, loop with $j$ index has to be moved to the innermost position (Listing 5).
PVL: Parallelization and Vectorization of Affine Perfectly Nested-Loops

for(i = 0; i <= M; i ++){
  for(j = 0; j <= N; j ++){
  }
}

However, in the second case where there is just one dependence free loop, the usage of loop strip-mining is
unavoidable to have both parallel and vector loops. For example in order to parallelize and vectorize the loop
nest in Listing 2, since there is just one dependence-free loop, using loop strip mine with step sizes k on loop i
results two dependence-free loops I, and i (Listing 3) that loop i can be vectorized. In order to vectorize loop
i, it has to be moved to the innermost position by a proper transformation.

In addition to the cores and short-vectors, the data locality has a significant effect on the execution time of
the programs. So, besides parallelization and vectorization, we try to find a transformation that has improved
data locality according to the storage layout of the array whether it is row-major or column-major. In this
order, we have used an ILP-based method to obtain proper transformation.

3.1. ILP formulation. In this section, a new ILP based method, PVL, is proposed to obtain proper loop
interchange transformation that enables coarse-grained parallelism and fine-grained vectorization. Generally,
when formulating a problem in ILP, there is an objective function we want to maximize/minimize and some
constraints with respect to which the objective function has to be satisfied.

It has been shown [5] that cores are best suited to coarse-grained computations in new short-vector multicore
architectures and the computations of outer loops are more coarse-grained than inner loops in loop nests. Hence,
in the loop nest, it is better to move the parallel loop to the outermost position- that is, the outer the loop,
the more coarse-grained the computations. On the other hand, parallelism is fine-grained in the short-vectors.
Loops with contiguous data which are in the innermost position can be executed in short-vectors.

3.1.1. Formulating Objective Function. Loop interchange transformation is a square matrix $n \times n$
which $n$ is the dimension of the original loop nest and it can be represented as a matrix in which entries belong
to $\{0, 1\}$, such that there is just a single one in each row as well as each column; the original scheduling of
strip-mined convolution is as (3.1) where the iteration order of strip-mined convolution would not change by
this transformation.

$$
\Theta = \begin{bmatrix}
1 & 0 & 0 \\
0 & 1 & 0 \\
0 & 0 & 1 
\end{bmatrix}
$$

Having just a single one in each row in loop interchange transformation, it can be formulated as a constraint
in ILP (3.2).

$$
\sum_{i=1}^{\text{dimensions}} c_i = 1
$$

To obtain proper transformation using proposed ILP based method, transformation $\Theta$ will be produced row
by row. For a three-dimensional loop, each row of $\Theta$ in general, is denoted by $(c_i, c_j, c_k)$ such that each entry
has a value. Hence, in order to get proper values of $c_i$, $c_j$, and $c_k$, the objective function of ILP has to be a
function of row’s entries such that it satisfies parallelization, vectorization, and data locality in the transformed
loop nest. In order to create the objective function, it is required to notice the behavior of the transformation
matrix. For a three-dimensional loop nest, given loop interchange transformation $\Theta$ is composed of three rows:

$$
\begin{bmatrix}
c_{1i} & c_{1j} & c_{1k} \\
c_{2i} & c_{2j} & c_{2k} \\
c_{3i} & c_{3j} & c_{3k}
\end{bmatrix}
$$
In this transformation, each row is dedicated to a loop through loop nest, and each column is representing the position of the corresponding loop (row) in the loop nest, that is, if the first row of $\Theta$ is $(0, 1, 0)$, it denotes that the position of the first loop in transformed loop nest would be the second position. As explained so far, with respect to the final aim of parallelization and vectorization at the same time in the loop nest, it is required that first row and last row of the transformation $\Theta$ show the parallel and the vector loops, respectively. However, since in the proposed method transformation $\Theta$ is obtained row by row from the outermost row to the innermost row, it is clear that the parallel loop has to be selected at first and the vector loop has to be selected at last. In the following transformation $\Theta$, the row denoting parallel loop is highlighted as green (box with dashed line) and the row denoting vector loop is highlighted as blue (box with dotted line).

With these explanations, in the objective function of the proposed method the priority of the parallel loop is selected as the highest and the priority of vector loop is selected as the lowest. In the other hand, loop nests may have some loops neither parallelizable nor vectorizable; these loops are the loops with dependence and transformation $\Theta$ is legal if it satisfies all dependences in the loop nest. Since the first and last rows represent parallel and vector loops respectively, so dependences have to be satisfied in the middle rows highlighted as red (box with solid line) in the transformation, so the priority of loops with dependence is mid. By middle rows we mean the rows of the transformation $\Theta$ that are between the first and the last rows. Because the formulated ILP problem in Sec. 3.1.1 is a minimization problem, the loops with the highest priority (parallel loops) have smallest coefficients and similarly the loops with the lowest priority (vector loops) have the highest coefficient. Hence, the objective function of sample three-dimensional loop nest in Listing 6 is created according to the Table 3.1.

### Listing 6

**Sample 3d-loop**

```java
for(k = 0; k <= 100; k += ){
    for(j = 0; j <= 100; j += ){
        for(i = 0; i <= 100; i += ){
            \( A[i, j, k] = A[i, j, k] + B[i, j, k]; \)
        }
    }
}
```

In this loop nest, there are three parameters to make up an objective function: data locality, parallel, and
vector which are described as follows:

**Data locality** in this paper means whether the arrays are stored in the memory as row-major or column-major. There is a row (i.e. \( l_1, l_2, \ldots \)) in the table for each reference. The final locality, \( L \), is defined as \( L = \sum l_i \). Values of each \( l_i \) in the table is computed as follows: if arrays are stored as row-major in the memory, \( l_{ij} = \frac{\text{dimension}_{\text{loop}}}{\text{dimension}_{\text{loop}} - j + 1} \), where \( l_{ij} \) is the value in column \( c_j \) of row \( l_i \). If arrays are stored as column-major in the memory, \( l_{ij} = \frac{\text{dimension}_{\text{loop}} - j + 1}{\text{dimension}_{\text{loop}}} \). In this example, it is assumed that the arrays are stored as row-major. So, the first row of data locality, \( l_1 \), is for the first reference in the statement within loop nest i.e. \( A[i,j,k] \) (left-hand-side). The values of this row are \( \frac{1}{3}, \frac{2}{7}, \frac{3}{7} \). In this example \( \text{dimension}_{\text{loop}} = 3 \) and because the loop index \( i \) is the first subscript in the reference, so its value is \( \frac{1}{3} \), and so on.

**Parallel** parameter denotes the loops which its iterations can be executed in parallel. Values of this row in the table belong to \( \{ n, \frac{1}{n} \} \) where \( n \) is the number of dimensions. The presence of \( n \) means that the iterations of the corresponding loop can not be executed in parallel, and the presence of \( \frac{1}{n} \) means that the iterations of the corresponding loop can be executed in parallel. In Listing 6, iterations of all loops can be executed in parallel, so the values of all entries of this row are \( \frac{1}{n} \).

**Vector** parameter denotes the loops with contiguous data which do not carry any dependence. Values of this row in the table belong to \( \{ n, \frac{1}{n} \} \), where \( n \) is the number of dimensions. The presence of \( n \) means that the corresponding loop can be vectorized and the presence of \( \frac{1}{n} \) means that the corresponding loop is not vectorizable. In this example, the loop with index \( k \) can be vectorized. So in the table, vector parameter of this loop is \( \frac{1}{n} \) (here \( n = 3 \)) and other loops are 3.

Finally, the parameters of Table 3.1 is used as \( n \times (P + V + L) \) to obtain the objective function, where \( n \) is the number of dimensions and \( P, V, L \) are parallel, vector and locality parameters, respectively.

### 3.1.2. Automatically Getting Objective Function from Data Dependencies

In order to automatically obtain objective function from data dependences, Algorithm 1 is proposed. As explained in the Sec. 3.1.1, the loops that could be executed in parallel will be run in the cores, because the formulated ILP problem in the previous section is minimization, in step 1 the algorithm gives the lowest coefficient \( \frac{1}{n} \) for all of them, denoting that one of these loops should be scheduled first. The loops that could be vectorized will be run in the short-vectors within each core, so the algorithm gives the highest value \( n \) for them, denoting that one of these loops should be scheduled last, where \( n \) is the number of dimensions. The array storage layout is used in the algorithm to have better data locality. In step 2, the objective function is get by \( P + V + L \) and since all terms of objective function have denominator \( n \), the final objective function is get by \( n \times (P + V + L) \) which omits denominators.

### 3.2. Formulating Constraints

In the following subsections, constraints of the problem are formulated for ILP

#### 3.2.1. Legality of Transformation

One of the benefits of using polyhedral model is that legality of the obtaining transformation can be verified with a built-in set of constraints obtained from Rel. 2.3 [36]. To create the set of semantic-preserving constraints using Rel. 2.3, for each dependence that is for every dependent statements \( S \) and \( T \), the obtained legality constraint from (2.3) is (3.3) and in the case of non-uniform dependences, the obtained nonlinear constraint is converted to linear using Farkas lemma [1, 22, 37].

\[
\Theta_T(\overrightarrow{X}_T) - \Theta_S(\overrightarrow{X}_S) \geq 0 \tag{3.3}
\]

#### 3.2.2. Linearly independence rows

After obtaining the transformation \( \Theta \), it is required to be applied on the original polyhedron \( A \overrightarrow{x} + \overrightarrow{b} \geq \overrightarrow{0} \) defining the original loop nest. Scattering function leading to the target index \( \overrightarrow{y} = \Theta \overrightarrow{x} \), the polyhedron of the transformed loop nest is defined by (3.4) [12, 15].

\[
(A \Theta^{-1}) \overrightarrow{y} + \overrightarrow{b} \geq \overrightarrow{0} \tag{3.4}
\]

The transformation \( \Theta \) is used as inverted \( (\Theta^{-1}) \) in the polyhedron of the transformed iteration space, relation (3.4), so it is required to be invertible. On the other hand, transformation \( \Theta \) is obtained row by row, so
Algorithm 1 Automatically obtain objective function for ILP

Input: Data Dependence Matrix
Output: Objective Function

Step 1: //for each loop in the loop nest fill the parallel and vector parameters of //Objective Table (OT), Table 3.1 in the paper
n=number of dimensions
for loop index i=1 to number of dimensions do
    //parallel
    if (loop $L_i$ carries any dependences) then
        $OT['parallel', i] = n$;
    else
        $OT['parallel', i] = \frac{1}{n}$;
    end if
    //vector
    if (loop $L_i$ does not carry any dependences AND Loop index of $L_i$ has contiguous data in the memory) then
        $OT['vector', i] = n$;
    else
        $OT['vector', i] = \frac{1}{n}$;
    end if
end for
//locality
for each reference within loop nest do
    for loop index i=1 to number of dimensions do
        if arrays are stored as row-major in the memory then
            $OT['locality', i] += \frac{i}{\text{dimension}_{\text{loop}}}$ if this loop index, i, is the jth subscript of the array
        else
            $OT['locality', i] += \frac{\text{dimension}_{\text{data}} - i + 1}{\text{dimension}_{\text{loop}}}$ if this loop index, i, is the jth subscript of the array
        end if
    end for
end for

Step 2:
for loop index i=1 to number of dimensions do
    for each of the parameters (parallel, vector, and locality) do
        coefficient of the loop $L_i$ in the objective function, $\text{coefficient}_i = n \times (OT['parallel', i] + OT['vector', i] + OT['locality', i])$;
    end for
end for

in order to $\Theta$ be invertible, its rows have to be linearly independent. To this order, in the process of obtaining $\Theta$, after obtaining each row a new constraint is added to the set of the constraints of ILP formulation of new row by (3.5) that ensures the solutions are linearly independent [1, 38, 39].

$$\Theta^T_S = I - \Theta^T_S (\Theta_S \Theta^T_S)^{-1} \Theta_S$$ (3.5)

$$\forall i, \Theta^T_S \theta^*_S \geq 0 \land \sum_i \Theta^T_S \theta^*_S \geq 1$$ (3.6)
In (3.5) and (3.6), $\Theta_S$ is the obtained transformation for statement $S$ so far, $\Theta_T^T$ is the transposition of $\Theta_S$, $I$ is the identity matrix and $\theta^*_S$ is the next row to be found for statement $S$.

3.3. The Proposed Algorithm. Algorithm 2 is proposed to obtain the transformation used to parallelize and vectorize nested loops simultaneously. In the first step, if there is not enough dependence-free loop for both parallelization and vectorization, loop strip-mining transformation will be applied to have enough dependence-free loops for both parallelization and vectorization. The constraints of ILP will be built in the steps 2 and 3. In step 2, the loop interchange constraint will be built e.g. for a three-dimensional loop the loop interchange constraint is as Rel. 3.2. In step 3, legality constraints will be built according to the data dependences of the given loop nest using Rel. 3.3. The transformation matrix $\Theta$ ($T$ in the algorithm) will be found in step 4. Step 4 is used in this algorithm to obtain objective function for each row in the transformation matrix $\Theta$. In this step, after finding each row of the transformation matrix, the linearly independence constraint is added to the constraints set using Rel. 3.5 and 3.6.

Algorithm 2 PVL algorithm

Input: Data Dependence Graph (DDG), Dependence polyhedron ($D_{S,T}$) for each edge in DDG

Output: Transformation matrix $T$

Step 1:
if (there is not enough dependence-free loop) then
  Apply loop strip-mining
end if

Step 2: //build loop interchange constraint
Add $\sum_{i=|dimensions|} c_i = 1$ to constraints-set

Step 3: //build legality constraints
for (each dependence $e$ in DDG) do
  Build legality constraints $LC_e$ and add to constraints-set
  if ($e$ is nonuniform) then
    Apply Farkas lemma and get linearized constraints
  end if
end for

Step 4: //obtain transformation matrix $T$ using ILP formulation
for (each dimensions of original loop nest) do
  //objective function:
  $\text{obj}_\text{fun} = \text{Get new objective function using Algorithm 1 (input:D)}$
  $r = \text{ILP-SOLVE(obj}_\text{fun, constraints-set})$
  Add row $r$ to $T$
  Eliminate satisfied dependences from $D$
  Add linearly independent constraints to constraint-set
end for

3.4. Intrinsic Vector Code Generation. After applying the obtained transformation to the original loop nest. OpenMP is used to parallelize the outermost parallel loop and the following intrinsic vectorization approach is used for vectorizing the innermost vector loop. In this approach after determining loop index of the innermost loop, a binary expression tree is created for each statement within the body of the innermost loop. The binary expression tree is traversed as post order and for each leaf of the tree, an intrinsic load code and for each non-leaf node of the tree corresponding intrinsic vector operation are generated. In order to vectorize inner most vectorizable loop nest $i$, we want all operations as SIMD. Consider statement $y[i]=y[i]+b[j]\times x[i+j]$,
two states are possible. In the first state, the subscript of reference in the statement contains loop index \(i\), such as \(y[i]\) in this statement. In this state, the intrinsic vector load will load four contiguous elements \(y[i]\), \(y[i+1]\), \(y[i+2]\) and \(y[i+3]\) of array \(y\). In the second state, the subscript of reference in the statement does not contain loop index \(i\), such as \(b[j]\) in this statement. In this state, the corresponding register vector will load the same element \(b[j]\) four times (\(b[j]\), \(b[j]\), \(b[j]\), and \(b[j]\)). For example if the statement of the innermost loop is \(y[i] = y[i] + b[j] \times x[i+j]\) and the loop index of the innermost loop is \(i\), binary expression tree and corresponding intrinsic vector codes are as Fig. 3.1 and Listing 7, respectively. If the current statement within loop nest requires more vector registers than available vector registers in the underlying architecture, then we split that statement into some sub-statements and store result of each sub-statement in a temporary vector register than gather all temporary vector registers in order to make up the result of that statement.

**Listing 7**

*Intrinsic vector code of Fig. 3.1*

```c
.m128 y4 = _mm_loadu_ps(&y[i]);
.m128 b4 = _mm_set1_ps(b[j]);
.m128 x4 = _mm_loadu_ps(&x[i+j]);
y4 = _mm_add_ps(_mm_mul_ps(b4, x4), y4);
_mm_storeu_ps(&y[i], y4);
```

**3.5. Example.** In this section, Algorithm 1 and Algorithm 2 are used step by step in order to obtain a proper transformation for following loop nest, which upper bound of loops, \(N\), is divisible by four:

```c
for(i = 1; i < N; i++){
    for(j = 1; j < N; j++){
        for(k = 0; k < N; k++){
            for(l = 0; l < N; l++){
            }
        }
    }
}
```

The iteration domain polyhedron for statement \(S\) within the loop nest is:

\[D_S = \{(i, j, k, l) | 1 \leq i \leq N - 1, 1 \leq j \leq N - 1, 0 \leq k \leq N - 1, 0 \leq l \leq N - 1\}\]

The dependence polyhedron for flow dependence (RAW: read after write) from the write at \(A[i, j, k, l]\) to the read at \(A[i-1, j-1, k, l]\) for any two iterations, \(I = (i, j, k, l)\) and \(I' = (i', j', k', l')\) is:

\[D_{S, S} = \{(i, j, k, l, i', j', k', l') | 1 \leq i \leq N - 1, 1 \leq j \leq N - 1, 0 \leq k \leq N - 1, 0 \leq l \leq N - 1, 1 \leq i' \leq N - 1, 1 \leq j' \leq N - 1, 0 \leq k' \leq N - 1, 0 \leq l' \leq N - 1, i' = i-1, j' = j-1, k' = k, l' = l\}\]
Because this loop nest has two loops with independent iterations, so Step1 of the Algorithm 2 is not required. The loop interchange constraint for this loop nest using Rel. 3.2 is:

\[ c_i + c_j + c_k + c_l = 1 \]

and the legality constraints for this dependence using Rel. 3.3 is as follows:

\[
\begin{align*}
(c_i, c_j, c_k, c_l) \times (i, j, k, l)^T &- (c_i, c_j, c_k, c_l) \times (i', j', k', l')^T \geq 0 \\
(c_i, c_j, c_k, c_l) \times (i, j, k, l)^T &- (c_i, c_j, c_k, c_l) \times (i - 1, j - 1, k, l)^T \geq 0 \\
&\quad c_i + c_j \geq 0
\end{align*}
\]

Now the constraints of ILP are determined. The objective function of the ILP is created according to the Table 3.2. In this table, because the loops \( i \) and \( j \) carry dependence, the corresponding values for these loops in row \( P \) (parallel parameter) are \( n \) and because the iterations of the loops \( k \) and \( l \) are independent the corresponding values for these loops in row \( P \) are \( 1/n \), which \( n \) is number of dimensions (\( n = 4 \)). The values of row \( V \) (vector parameter) corresponding with loops \( i \) and \( j \) are \( 1/n \) means they are not vectorizable because of the dependence and the value of loop \( k \) is \( 1/n \) denoting that although iterations of this loop are independent but the data corresponding with this loop in the arrays are not contiguous. Hence, the loop \( k \) is not preferred to be vectorized. The value of the loop \( l \) is \( n \), denotes that this loop is preferred to be vectorized (which \( n \) is the number of dimensions, here \( n = 4 \)). The locality parameter is the aggregation of the \( l \)s, the locality status of each reference within the statement of the loop nest. Since in this example data layout is row-major, for each reference the locality is calculated based on \( \frac{j}{\text{dimension}_i} \), where \( j \) denotes that this loop index is \( j \)th subscript in the reference from the left. The final objective function is \( \min 20c_i + 23c_j + 11c_k + 29c_l \). So, the ILP problem for the first row of the transformation matrix is as follows:

\[
\begin{align*}
\min &\quad 20c_i + 23c_j + 11c_k + 29c_l \\
\text{s.t.} &\quad (1)\ c_i + c_j + c_k + c_l = 1; \\
&\quad (2)\ c_i + c_j \geq 0; \\
&\quad (3)\ c_j \geq 0; \\
&\quad (4)\ c_j \geq 0; \\
&\quad (5)\ c_k \geq 0; \\
&\quad (6)\ c_l \geq 0;
\end{align*}
\]

The coefficients \((c_i, c_j, c_k, c_l)\) of the first row of the transformation matrix obtained by solving above ILP problem is \((0, 0, 1, 0)\). This row of transformation matrix determines the position of the loop \( k \). Since the RAW dependence is not carried by this loop, after finding the position of this loop, the dependence graph does not change so the objective function for the next row will not change. However, the linear independence constraint will enforce \( c_k = 0 \) for the next row of the transformation matrix. To obtain the next row of the transformation matrix we need to

**Table 3.2**

<table>
<thead>
<tr>
<th>coefficients</th>
<th>( c_i )</th>
<th>( c_j )</th>
<th>( c_k )</th>
<th>( c_l )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( P )</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>( V )</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>( l_1 )</td>
<td>1</td>
<td>4</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( l_2 )</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( l_3 )</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>( L = \sum l_i )</td>
<td>4</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>( P + V + L )</td>
<td>4 + \frac{1}{4} + \frac{3}{4}</td>
<td>4 + \frac{1}{4} + \frac{3}{4}</td>
<td>\frac{1}{4} + \frac{3}{4}</td>
<td>\frac{1}{4} + \frac{1}{4} + \frac{3}{4}</td>
</tr>
<tr>
<td>( n \times (P + V + L) )</td>
<td>20</td>
<td>23</td>
<td>11</td>
<td>29</td>
</tr>
<tr>
<td>objective function</td>
<td>\min 20c_i + 23c_j + 11c_k + 29c_l</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Creating the objective function for the third row of the transformation matrix for the example loop nest

<table>
<thead>
<tr>
<th>coefficients</th>
<th>$c_i$</th>
<th>$c_j$</th>
<th>$c_k$</th>
<th>$c_l$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P$</td>
<td>4</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>$V$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>$l_1$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>$l_2$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>$l_3$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>$L = \sum l_i$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
<td>$\frac{1}{4}$</td>
</tr>
<tr>
<td>$P + V + L$</td>
<td>$4 + \frac{1}{4} + \frac{1}{4}$</td>
<td>$\frac{1}{4} + \frac{1}{4} + \frac{1}{4}$</td>
<td>$\frac{1}{4} + \frac{1}{4} + \frac{1}{4}$</td>
<td>$\frac{1}{4} + \frac{1}{4} + \frac{1}{4}$</td>
</tr>
<tr>
<td>$n \times (P + V + L)$</td>
<td>20</td>
<td>8</td>
<td>11</td>
<td>29</td>
</tr>
<tr>
<td>objective function</td>
<td>$\min 20c_i + 8c_j + 11c_k + 29c_l$</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

The solution of the above ILP problem gives $(1, 0, 0, 0)$ for the coefficients $(c_i, c_j, c_k, c_l)$ of the third row of the transformation matrix. This row of transformation matrix determines the position of the loop $i$. To obtain the next solution for the third row, linear independence constraint $c_j + c_l \geq 1$ should be added to the constraints set. Because the RAW dependence is carried by this loop, after finding the position of this loop, this dependence will be satisfied and therefore will be removed from the dependence graph and constraints set $(c_i + c_j \geq 0)$. So, the objective function for the next row will change as Table 3.3. The positions of the loops $i$ and $k$ are determined already. Therefore, because of linear independence constraint the values of coefficients corresponding with the loops $i$ and $k$ in the next rows will be zero. Hence, their columns in the Table 3.3 will not have any effects on the solution of the next row. So, we do not change the values of these columns in Table 3.3.

The ILP formulation for obtaining the third row of the transformation matrix is as follows:

$$\Theta^z_S = \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{bmatrix}$$

hence, the linear independence constraint $(c_i + c_j + c_l \geq 1)$ should be added to the constraints set.

The ILP formulation for obtaining the second row of the transformation matrix is as follows:

$$\min 20c_i + 23c_j + 11c_k + 29c_l \text{ s.t.}$$

1. $c_i + c_j + c_k + c_l = 1$
2. $c_i + c_j \geq 0$
3. $c_i \geq 0$
4. $c_j \geq 0$
5. $c_k \geq 0$
6. $c_l \geq 0$
7. $c_j + c_l \geq 1$

The solution of the above ILP problem gives $(1, 0, 0, 0)$ for the coefficients $(c_i, c_j, c_k, c_l)$ of the second row of the transformation matrix. This row of transformation matrix determines the position of the loop $i$. To obtain the next solution for the second row, linear independence constraint $c_i + c_j \geq 1$ should be added to the constraints set. Because the RAW dependence is carried by this loop, after finding the position of this loop, this dependence will be satisfied and therefore will be removed from the dependence graph and constraints set $(c_i + c_j \geq 0)$. So, the objective function for the next row will change as Table 3.3. The positions of the loops $i$ and $k$ are determined already. Therefore, because of linear independence constraint the values of coefficients corresponding with the loops $i$ and $k$ in the next rows will be zero. Hence, their columns in the Table 3.3 will not have any effects on the solution of the next row. So, we do not change the values of these columns in Table 3.3.

The ILP formulation for obtaining the third row of the transformation matrix is as follows:

$$\min 20c_i + 8c_j + 11c_k + 29c_l \text{ s.t.}$$

1. $c_i + c_j + c_k + c_l = 1$
2. $c_i \geq 0$
3. $c_j \geq 0$
4. $c_k \geq 0$
5. $c_l \geq 0$
6. $c_j + c_l \geq 1$

The solution of the above ILP problem gives $(0, 1, 0, 0)$ for the coefficients $(c_i, c_j, c_k, c_l)$ of the third row of
the transformation matrix. This row of transformation matrix determines the position of the loop \( j \). To obtain the next solution for the fourth row, linear independence constraint \( c_l \geq 1 \) should be added to the constraints set. Because after finding the third row of the transformation matrix the dependence graph does not change, so the objective function for the next row will not change.

The ILP formulation for obtaining the fourth row of the transformation matrix is as follows:

\[
\text{min } 20c_i + 8c_j + 11c_k + 29c_l \text{ s.t.} \\
(1) \quad c_i + c_j + c_k + c_l = 1; \\
(2) \quad c_i \geq 0; \\
(3) \quad c_j \geq 0; \\
(4) \quad c_k \geq 0; \\
(5) \quad c_l \geq 0; \\
(7) \quad c_l \geq 1; \\
\]

The solution of the above ILP problem gives \((0, 0, 0, 1)\) for the coefficients \((c_i, c_j, c_k, c_l)\) of the fourth row of the transformation matrix. Therefore, the final transformation matrix is as follows:

\[
\Theta = \begin{bmatrix}
0 & 0 & 1 & 0 \\
1 & 0 & 0 & 0 \\
0 & 1 & 0 & 0 \\
0 & 0 & 0 & 1
\end{bmatrix}
\]

Applying the transformation matrix \( \Theta \) to the original loop nest moves the loop \( k \) to the outermost position as a coarse-grained parallel loop and the loop \( l \) to the innermost position as a fine-grained vector loop. Listing 9 shows the resultant final loop nest after generating intrinsic vector code for the statement within the loop.

```
#pragma omp parallel for schedule(static)
for(k = 0; k < N; k += 4)
  for(i = 1; i < N; i += 4)
    for(j = 1; j < N; j += 4)
      for(l = 0; l < N; l += 4)
        _m128 a41=_mm_loadu_ps(&A[i−1, j−1, k, l]);
        _m128 b4=_mm_loadu_ps(B[i−1, j−1, k, l]);
        _m128 a42 = _mm_add_ps(a41, b4);
        _mm_storeu_ps(&A[i, j, k, l], a42);
```

The final output code of PVL for one-dimensional convolution (Listing 2) is also represented in Listing 10.

### 4. Evaluation and Experimental Results

The effectiveness of the proposed method was experimentally evaluated using execution on a hardware platform. The effectiveness of the proposed method was first demonstrated using a set containing the benchmarks that usually have used in the field of parallelizing compilers. In order to further study the effectiveness of the proposed method, another set of loop nests containing four synthetic benchmarks are used. Each synthetic benchmark is designed to demonstrate the effectiveness of the proposed method in a special case out of four cases that cover the majority of loop nests in scientific computations. Each benchmark was run 10 times and the average execution time of 10 runs is reported in the tables and figures. We compare the performance of the proposed method with the original programs and also with previous state-of-the-art methods. The execution time test was evaluated using GCC 4.9.2.
Listing 10

Final output code for one-dimensional convolution

```c
int k = ceil(n/p);
int m = 0;
#pragma omp parallel for schedule(static)
for (int I = 0; I < n; I += k) {
    m = min(I+k-1, n);
    for (int j = 0; j < n; j++) {
        for (int i = I; i < m; i += 4) {
            m128 y4 = mm_loadu_ps(&y[i]);
            m128 b4 = mm_set1_ps(b[j]);
            m128 x4 = mm_loadu_ps(&x[i+j]);
            y4 = mm_add_ps(mm_mul_ps(b4, x4), y4);
            mm_storeu_ps(&y[i], y4);
        }
    }
}
```

4.1. Experimental Setup.

**Hardware.** The execution time tests were performed on two dual and quad core systems. Dual core system is an Intel Dual Core CPU E2200 with a 2.20GHz frequency, 32KB L1 cache, 1024KB shared L2 cache, 3GBs RAM, and running Linux Ubuntu 12.04 and quad core system is an Intel Core2 Quad CPU Q6600 with a 2.40GHz frequency, 32KB L1 cache, two 4096KB L2 caches, 2GBs RAM and running Linux Ubuntu 12.04. CPU programs were compiled using GCC 4.9.2 with the '-march=native -mtune=native -O3' optimization flags in order to generate the best code for underlying architecture.

**Benchmarks.** To test the effectiveness of the proposed parallelization and vectorization technique, we use four data-intensive real benchmarks: matrix multiplication, one-dimensional convolution, two-dimensional convolution, and Sobel filter. Matrix multiplication is the core mechanism in linear algebra applications such as image processing, and physical or economic simulations, and improving it can be very useful in real life applications. Both one and two-dimensional convolutions are very regular in Digital Signal Processing (DSP) field and finally, Sobel filter is an application of two-dimensional convolution. The another set contains four synthetic benchmarks covering four cases that are usual in the scientific applications. Table 4.3 demonstrate each case and the synthetic benchmark covering it. This set of benchmarks is listed in Table 4.1. All the benchmarks use single precision floating point operations. Table 4.2 shows problem sizes used in the benchmarks. All array sizes used in the benchmarks were set to be significantly larger than last level cache of the hardware platform.

4.2. Experimental Results. For the given problem sizes in the Table 4.2, the parallelized and vectorized codes are generated by the PVL method. The experimental evaluations in the follow show that, as theoretically
expected, when benchmarks are parallelized and vectorized using PVL method, because the PVL attempts to use both cores and SIMD short vectors to execute the benchmark, the execution time of the benchmarks reduce significantly. As a result of using all available resources of the platform, the PVL could approach to the peak performance of the underlying platform. Figures 4.1 and 4.2 show the gained speed up through the proposed approach over the sequential execution of the original programs on both systems. The average speedup of the proposed method on two and four threads (cores) is about 6.56 and 9.17, respectively. As it is clear in the proposed method, the speedup is achieved not only by multiple cores, but (1) through parallelization using multiple cores and (2) vectorization using short-vectors within each core and also (3) trying to optimize data locality to reduce cache miss. Hence, the gained speedup usually is more than number of cores.

Figure 4.3 shows the execution time of the sequential, Pluto [40], Parsa et al. [22] method, and PVL (proposed method) on both sets of benchmarks on two and four cores systems. We compiled the sequential program and output of mentioned three methods using GCC compiler. Figures 4.3 (a) and 4.3 (c) are the execution time of the real benchmarks on two cores and four cores systems, respectively. Figures 4.3 (b) and 4.3 (d) are the execution time of the synthetic benchmarks on two cores and four cores systems, respectively. In all benchmarks, execution time of the PVL (proposed method) is much faster than the others.

4.3. Execution with -O3 flag. The underlying hardware architecture of the proposed method and both compared methods are modern multi-core architectures with given sources for parallel and vector executions: cores and short-vectors. However, both compared methods are giving priority to the cores and postponing vectorization. We claim that in order to have best execution time, both cores and short-vectors have to be given enough importance. So, we try to find loop transformation proper for both cores and short-vectors at the same time. In order to demonstrate our claim, we have compared the proposed method with two main research of the filed in two different scenarios: (1) at first, we have executed the results of the compared methods without any changes on the given hardware. In this scenario both of the compared methods have used only cores for execution of the benchmarks (Fig. 4.1 shows the execution times related to the this case), and (2) in order to also use short-vectors as a postponed transformation (exactly as the original intention of the compared methods), after getting results of compared methods, auto vectorization of the GCC compiler have enabled by using -O3 flag. -O3 flag of GCC not only enables auto vectorization but also it enables the highest level of safe optimizations in the compiler. By this way, both cores and short-vectors are used.

Figure 4.4 shows execution time of the real benchmarks with -O3 flag enabled. As it is obvious, again our proposed method is far superior to sequential, Pluto and Parsa et al. methods which are optimized by -O3 flag. In all four scenarios of both real and synthetic benchmarks, the execution time of the proposed method is less than the other methods. So, the experiments demonstrate that the PVL applies both parallelization and vectorization better than others. Also, experiments support the claim that both cores and short-vectors have

<table>
<thead>
<tr>
<th>Real Benchmarks</th>
<th>Problem size</th>
<th>Synthetic Benchmarks</th>
<th>Problem size</th>
</tr>
</thead>
<tbody>
<tr>
<td>Convolution 1d</td>
<td>8192</td>
<td>B1</td>
<td>512</td>
</tr>
<tr>
<td>Convolution 2d</td>
<td>2048 × 2048</td>
<td>B2</td>
<td>16777216</td>
</tr>
<tr>
<td>Sobel</td>
<td>4096 × 4096</td>
<td>B3</td>
<td>1024 × 1024</td>
</tr>
<tr>
<td>Matmul</td>
<td>768 × 768</td>
<td>B4</td>
<td>8192 × 8192</td>
</tr>
</tbody>
</table>

**Table 4.3**

*Demonstration of the synthetic benchmarks*

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Dimensions</th>
<th>Has dependence?</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>B1</td>
<td>3</td>
<td>Yes</td>
<td>A 3-d perfectly nested loop that carries a dependence.</td>
</tr>
<tr>
<td>B2</td>
<td>1</td>
<td>No</td>
<td>A 1-d loop nest that does not carry any dependences.</td>
</tr>
<tr>
<td>B3</td>
<td>3</td>
<td>Yes</td>
<td>A 3-d perfectly nested loop that carries a dependence.</td>
</tr>
<tr>
<td>B4</td>
<td>2</td>
<td>Yes</td>
<td>A 2-d perfectly nested loop that carries a dependence.</td>
</tr>
</tbody>
</table>
to be given enough importance and also transforming schema of the PVL for modern multicore architectures is better that Pluto, and Parsa et al. approach.

Figure 4.5 shows the speedup of the Pluto, Parsa et al. approach, and the PVL over sequential programs on two different systems with/without -O3 flag of the GCC compiler. In both sets of real and synthetic benchmarks, the speedup of the PVL is higher than the speed up of the Pluto, and Parsa et al. method. The average of the achieved speedup for the PVL (proposed method), Pluto, and Parsa et al. method over sequential in two systems with/without -O3 flag is as Table 4.4.

Figure 4.6 shows the improvement in execution time of the PVL (proposed method) over Pluto, and Parsa et al. method. Average improvement percentage in execution time of PVL over Pluto, and Parsa et al. method is as Table 4.5.

5. Conclusion. This paper discusses the idea of parallelizing and vectorizing nested loops on multicore architectures. Because executing loops on cores and on SIMD units demand different necessities, at first, we have described these characteristics and then, our proposed method tries to find proper loop transformation using polyhedral model in order to achieve three objectives: (1) parallelize proper dependences-free loop in
Fig. 4.3. Execution time of the sequential program, Pluto, the Parsa et al. method and the PVL (proposed method) on Intel Dual Core CPU E2200 @ 2.20GHz and Intel Core2 Quad CPU Q6600 @ 2.40GHz systems. (a) Execution of benchmarks set one on Intel Dual Core CPU E2200 @ 2.20GHz system, (b) Execution of benchmarks set two on Intel Dual Core CPU E2200 @ 2.20GHz system, (c) Execution of benchmarks set one on Intel Core2 Quad CPU Q6600 @ 2.40GHz system, and (d) Execution of benchmarks set two on Intel Core2 Quad CPU Q6600 @ 2.40GHz system

Table 4.4
The average speedup achieved by different methods

<table>
<thead>
<tr>
<th></th>
<th>PVL (proposed method)</th>
<th>Pluto</th>
<th>Parsa et al. method</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2200 without -O3</td>
<td>6.7</td>
<td>2.0</td>
<td>1.3</td>
</tr>
<tr>
<td>E2200 with -O3</td>
<td>8.2</td>
<td>3.2</td>
<td>1.3</td>
</tr>
<tr>
<td>Q6600 without -O3</td>
<td>9.2</td>
<td>3.5</td>
<td>1.9</td>
</tr>
<tr>
<td>Q6600 with -O3</td>
<td>8.9</td>
<td>4.6</td>
<td>1.8</td>
</tr>
</tbody>
</table>

Table 4.5
The average improvement in execution time over Pluto, and Parsa et al. method

<table>
<thead>
<tr>
<th></th>
<th>Improvement over Pluto(%)</th>
<th>Improvement over Parsa et al. method (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>E2200 without -O3</td>
<td>63.6</td>
<td>68.6</td>
</tr>
<tr>
<td>E2200 with -O3</td>
<td>61.3</td>
<td>64.8</td>
</tr>
<tr>
<td>Q6600 without -O3</td>
<td>57.8</td>
<td>68.8</td>
</tr>
<tr>
<td>Q6600 with -O3</td>
<td>52.3</td>
<td>62.7</td>
</tr>
</tbody>
</table>
Y. Seyfari, S. Lotfi, J. Karimpour

Fig. 4.4. Execution time of the sequential program, Pluto, the Parsa et al. method, and the PVL (proposed method) on Intel Dual Core CPU E2200 @ 2.20GHz and Intel Core2 Quad CPU Q6600 @ 2.40GHz systems with -O3 flag enabled. (a) Execution of benchmarks set one on Intel Dual Core CPU E2200 @ 2.20GHz system with -O flag enabled, (b) Execution of benchmarks set two on Intel Dual Core CPU E2200 @ 2.20GHz system with -O3 flag enabled, (c) Execution of benchmarks set one on Intel Core2 Quad CPU Q6600 @ 2.40GHz system with -O3 flag enabled, and (d) Execution of benchmarks set two on Intel Core2 Quad CPU Q6600 @ 2.40GHz system with -O3 flag enabled

the cores, (2) vectorize dependence-free loop which has contiguous data in the memory in the short-vectors within each core, and (3) improve data locality of the loops. After applying the transformation to the loop nest, intrinsic vector codes are generated to the innermost vectorizable loop using the proposed approach. Since data dependences are unavoidable in programs and they have to be satisfied as long as we want to preserve the semantic of programs, while looking for proper transformation using proposed method, we try to satisfy data dependences in the middle loops, as much as possible.

Finally, to achieve the peak performance of different hardware architectures, concentrating on both cores (outer parallelization) and data locality is not sufficient. Nowadays, widely available vector units are critical to achieving this peak performance in modern architectures. Thus, the vectorization stage should not be left to the post-transformation stage and it should be used simultaneously beside outer parallelization and data locality improvements. Although the result of the proposed method is significantly better than the state-of-the-art compiler Pluto and also the result of Parsa et al. [22], the result can be improved further by using cache configurations of the underlying system, loop tiling, and considering temporal locality.

Acknowledgments. We would thank Nasrin Nasrabadi and Ali A. Noroozi for their precious helps.
Fig. 4.5. Speedup of Pluto, the Parsa et al. method and the PVL (proposed method) over sequential program on two core and 4 core systems. (a) Intel Dual Core CPU E2200 @ 2.20GHz system without -O3 flag, (b) Intel Dual Core CPU E2200 @ 2.20GHz system with -O3 flag enabled, (c) Intel Core2 Quad CPU Q6600 @ 2.40GHz system without -O3 flag, and (d) Intel Core2 Quad CPU Q6600 @ 2.40GHz system with -O3 flag enabled.

REFERENCES


Fig. 4.6. Improvements in execution time over Pluto, and Parsa et al. method on two core and 4 core systems. (a) Intel Dual Core CPU E2200 @ 2.20GHz system without -O3 flag, (b) Intel Dual Core CPU E2200 @ 2.20GHz system with -O3 flag enabled, (c) Intel Core2 Quad CPU Q6600 @ 2.40GHz system without -O3 flag and (d) Intel Core2 Quad CPU Q6600 @ 2.40GHz system with -O3 flag enabled.

[34] C. Aykanat, F. Ozguner, and D. S. Scott, Vectorization and parallelization of the conjugate gradient algorithm on hypercube-connected vector processors, Microprocessing and Microprogramming, 29 (1990), pp. 67–82.

Edited by: Dana Petcu
Received: December 2, 2016
Accepted: January 27, 2017
ENABLING AUTONOMIC COMPUTING SUPPORT FOR
THE JADE AGENT PLATFORM

ALI FARAHANI*, ESLAM NAZEMI†, GIACOMO CABRI‡, AND NICOLA CAPODIECI§

Abstract. Engineering complex distributed system is a real challenge documented in recent literature. Novel paradigms such as Autonomic Computing (AC) approaches appear to be the fittest engineering model in order to face performance instabilities of systems inserted in open and non-deterministic environments. To this purpose, the availability of appropriate development environments will facilitate the design of such systems. Standard agent development platforms represent a good starting point, but they generally lack of rigorous ways to define central AC-related concepts such as the prominent role of feedback loops and knowledge integration in decision making processes: we therefore believe that Agent Oriented Software Engineering (AOSE) can be substantially enriched by taking into account such concepts.

In this paper, a novel extension of the well-known JADE agent development environment is discussed. This extension enhances JADE in order to address the engineering process with Autonomic Computing support. It is called “Autonomic Computing Enabled JADE” or shortly ACE-JADE. The behavioral model of ACE-JADE will be thoroughly described in the context of a case study (NASA ANTS project).

Key words: JADE, Autonomic Computing, Multi-agent Systems, Development Environment

AMS subject classifications. 68T42

1. Introduction. The complexity of information systems has grown dramatically in recent years. This complexity, which is the result of several factors like advances in hardware and infrastructure technology, the growth of Internet networks, etc., has inspired Autonomic Computing (AC) approaches, which enable software components to go through runtime adaptation processes in order to react to changes of their execution contexts [24, 22]. It is important to design software able to promptly react to these changes as unpredictable dynamic environments pose threats to the stability and performance of the designed system. In order to fully exploit the benefits of the mechanisms behind these adaptation processes, different architectures were introduced [20, 36] and they all derive from the first work that introduced the concept of Autonomic Computing, as described by IBM [22].

Autonomic Computing builds upon the concept of autonomous software entity and focuses on the interactions between the decisional process within the software entity and its surrounding environment. The general idea is to establish a feedback loop able to provide additional elements to be used in the decisional process of each software entity and a well-known architectural design for these feedback controlled mechanisms is the MAPE loop. This loop consists of four phases: Monitoring, Analyzing, Planning and Executing [24, 23]. During the Monitor phase, the system component collects and correlates information from the environment; this data collection phase is enabled through specific sensorial capabilities featured by the component. In the Analyze phase, the component will analyze the variables observed during the Monitor phase, so to determine the type and the magnitude of the needed reactions: this is instrumental to correctly respond to threatening environmental changes. Passing the result of analyze phase into the Plan phase, the component will select and conclude into more specific sub-set of actions to be performed in the environment to achieve a desired state. And at last, in the Execute phase, the component will enact the selected actions through effectors. [12].

As mentioned in [33], feedback loops foster self-* properties within the software systems. These kinds of capabilities are related to the awareness of a system about itself and its environment, hence the ability of a system to autonomously react to environmental changes. There is no general agreement over these concepts and the related terminology but there are main four properties (self-healing, self-protecting, self-optimizing and self-configuring) usually categorized as self-* properties or simply summarized under the term self-managing [24].

*Computer Science and Engineering Department, Shahid Beheshti University Tehran, Iran (a_farahani@sbu.ac.ir)
†Computer Science and Engineering Department, Shahid Beheshti University Tehran, Iran (nazemi@sbu.ac.ir)
‡Department of Physics, Informatics and Mathematics, University of Modena and Reggio Emilia, Modena, Italy (giacomo.cabri@unimore.it)
§Department of Physics, Informatics and Mathematics, University of Modena and Reggio Emilia, Modena, Italy (nicola.capodieci@unimore.it)
In this paper, we present how AC topics can seamlessly integrate within distributed system engineering methodologies such as Agent Oriented Software Engineering (AOSE). Distributed system is considered as another solution to large scale and complex problems, thanks to their high degree of scalability. Bringing more resources together to satisfy needs for more coverage and computation is a solution, even if managing them leads into another kind of complexity [37]. Having autonomous agents which can deal with changes by their own is a way which can heal the complexity. Appropriate design and simulation frameworks for distributed autonomous system are therefore valuable instruments for the system designer.

Multi-Agent Systems (MAS) is one of the main branches of distributed systems, enabling autonomous components to carry out tasks in a decentralized way, supporting flexibility and scalability. MAS architectures described in literature vary from abstract design methodologies to detailed engineering frameworks or platforms. FIPA (Foundation of Intelligent Physical Agents) proposes a complete reference architecture for MAS [28]. JADE (Java Agent Development Environment) is a FIPA compliance agent development environments [5, 4], which supports the development of multi-agent systems. Bringing AC into the JADE can enable the self-* properties in MAS architectures.

The work presented in this paper aims at extending JADE to bring support for Autonomic Computing in the JADE development environment. This idea has been preliminary discussed in [18] and in this paper we provide much deeper analyses and discussions regarding our novel extension. Section 2 presents the background and related work. Main elements of proposed architecture are discussed in Section 3. Section 4 will be about a case study and implementing the presented extension in a scenario. Conclusion and future work are discussed in Section 5.

2. Background and Related Work. In this section, background information about self-adaptation (and autonomic computing in general) and related concepts are briefly presented, along with JADE as a development environment. The previous researches about providing JADE extensions are also discussed.

2.1. Autonomic Computing in software development. In [17, 25] researchers tried to use component-based approach to help the development of autonomic software. In [17] an infrastructure named AUTONOMIA is presented, which foster engineering and deployment of autonomous applications. In [25] a framework for supporting development of a component-based application (self-managed application) is presented. These solutions represent proof-of-concepts in which we start to develop our extension.

In [7] a toolkit is presented (ABLE) for building multi-agent autonomic systems. This toolkit provides a lightweight Java agent framework with a set of beans able to support self-* properties development. This toolkit focuses more on the development of agents’ self-* tasks rather than on characterizing the capabilities of multi-agent system. Also, in [14], a framework based on component-based viewpoint is introduced. A conceptual framework for designing autonomic components starting from the artificial immune system paradigm have been proposed in [11]. It covers the self-expression aspect of system based on inspiration from the natural immune system. Researches for bringing autonomic computing in system design and development are not bounded to only high level concepts like framework. For instance a research provides a language (SCEL, Software Component Ensemble Language) to be used in any framework for formally and rigorously describe coordination patterns for autonomic agents and their interactions [10].

The novelty of our work consists in providing an actual implementation in the form of a JADE extension of the topics explored as theoretical subjects by the cited articles described in this section. During the development of this extension, we realized that many important engineering artifacts were missing, thus we integrated this design effort with our own ideas.

2.2. JADE and its extensions. JADE (Java Agent Development Environment) is a development environment which facilitates the process of multi-agent system development, providing a platform that supports the agent design and execution. Multi-agent systems and especially agents themselves have many reference architectures. JADE is compliant with FIPA agent architecture [5].

Adding AC (Autonomic Computing) ability to the agent development environment has been subject to previous research. For instance, in [15] an architecture-based extension for supporting feedback loops in agents has been discussed. In particular, authors [15] discussed the possibility of adding architectural patterns so to have feedback loops in MAS.
Most of the JADE extensions that are related to AC concept are built upon the behaviour concept, which can be considered as one of the JADE primary elements. In [8] JADE agent behaviour is extended in order to support behaviour tree and flexible behaviour in JADE. Researches in [1] and [21] bring organization and role concepts into JADE, but there is still no mention regarding control loops. Control loops have been exploited in the form of coordination patterns into the software development process to have an autonomic computing enabled development kit [30]. The idea of having a role-based design in multi-agent systems alongside coordination mechanisms is able to provide a methodology which its output can be used to generate JADE agent classes.

Other examples of JADE extension in order to provide more formal ways to model adaptivity can be found in [27], [9] and [26]. Also The idea about using JADE and MATLAB (Simulink) have been addressed in [32] as a JADE extension called MACSimJX. This extension is about creating multi-agent control systems. Using Simulink as a way to describe agents, MACSimJX enables in JADE to implement a multi-agent control system. Using this idea in micro-grid environment is discussed in [31].

The common idea behind these extensions is to bring something new into JADE in order to add new features or to exploit it in new application fields. Enhancing JADE with ACE-JADE will provide the ability to facilitate the process of implementing AC enabled software in MAS environment. In [19] a preliminary idea about bringing Autonomic Computing into JADE has been discussed and future challenges addressed. In this paper, the idea of JADE extension will be discussed with more detail.

2.3. Agent Development Platforms. JADE is not the only FIPA-compliant agent platform. There are some researches about self-* system development tools and frameworks (like [16] as a framework for multi-agent systems development in IoT environment) which mostly are compliant with FIPA standards. Grasshopper is presented in [2] as an agent development platform based on OMG MASIF and FIPA. A work-flow management system alongside an intelligent system business is supported in [2]. Grasshopper, however, appears to be not currently maintained, hence, in order to develop ACE-JADE, we decided to stick with JADE.

There are several development aspects related to ACE-JADE. In [6] researchers mention that knowledge management is one of the critical parts of the proposed development environment. One of the targeted ways for addressing this challenge is rule-based knowledge management. In distributed environment conflicts between each agent’s knowledge and reasoning could be a problem. In [29] this challenge has been addressed. Also, some other researches are taking place without tying themselves to FIPA standard. Jackal [13] is one of these solutions. It presents a Java-based tool for development of agents. These kinds of solutions have a downside of not getting the same level of attention and support as the other frameworks that comply with known standards.

The idea of having autonomic computing support in the JADE emerged after realizing that all of the previously discussed existing research does not involve the implementation of tools and platform that can be used by the system engineers. The popularity of JADE, due to its open source Java implementation on the top of the FIPA standard, is the ideal starting point for such effort, that will build upon the findings of all the previously cited papers.

3. AC Extension of JADE (ACE-JADE). A framework for MAS can be addressed from two aspects; namely, (1) a structural aspect and (2) a behavioral aspect. Our MAS extension, therefore, will be discussed considering both these aspects, i.e. extending the JADE java classes related to structural part and also extending the behavior related classes.

More specifically, our AC enabled JADE extension is articulated in five points:

1. Providing adaptive agents. In MAS the central component is the agent. In order to have an autonomic system, we exploit the concept of agent in terms of generic autonomous software component.

2. Implementing different feedback loops by extending the class Behaviour. Like the structural concept of (Agent), there must be an extension of behavioural concepts in JADE (Behaviour) to enable the response to environmental changes.

3. Adding Knowledge support in the adaptive agent. Data and knowledge is a vital concept in AC, therefore it will be present in our JADE extension.

4. Support for Sensors and Effectors. Sensors and effectors are AC related concepts that deal with the ability of an agent/software component to obtain information regarding the surrounding environment and act on the same environment. Our extension will therefore model environment interactions through Sensors and Effectors classes.
5. **Extending Message** to support internal messages among different adaptive agents. JADE original Message class cannot fulfill the need for information sharing in the AC, hence we had to provide an added layer of complexity to the original Message related classes. More specifically, we later detail how Sensors and Effectors will be implemented with a message passing interface.

The mentioned points are vital for making ACE-JADE. In the following sections, these five different aspects will be discussed. Each aspect will be discussed by a class diagram and if the behavioural aspect is involved, it will be analyzed through a sequence diagram. The class diagrams will explain parts that have been extended in the JADE original structure and the sequence diagram will show the mechanisms that our novel extension will provide in order to obtain the autonomic computing related features on top of JADE.

Starting from Fig. 3.1, all the subsequent class diagrams will use the following notation: in red, we indicate the original classes already present in the JADE standard package, whereas yellow artifacts are actually related to classes and interfaces provided by our extension.

### 3.1. Providing AdaptiveAgent

The AdaptiveAgent class (our implementation of autonomic software component) keeps references to Sensor and Effector instances that characterize the components (see Fig. 3.1). These agents are also composed by instances of Capabilities class, which define the list of acceptable parameters and list of feasible actions for such agents.

In addition to what can be seen in Fig. 3.1, we specify that for each AdaptiveAgent component, a set of behaviours for adaptive tasks is provided (by means of the class AdaptiveBehaviourSet). It consists of a set of AdaptiveBehaviours with a list of task priorities (BehaviourOrder). Also, there is another proposed class, AdaptiveScheduler, in which resides the implementation of how different behaviours are arbitrated in terms of ordering. This AdaptiveScheduler extends the Scheduler class of JADE. While there is not much to explain with regards to the scheduler, the behaviours are the most important aspect of our work and they are detailed in the next section.

### 3.2. Extending Behaviour

The most important aspect of AC is responding to changes in the environment in an autonomous and adaptive way. The reaction towards the dynamics of the environment is taken care by the behavioural aspect of ACE-JADE.

Autonomic computing enabled through MAPE feedback loop is composed of four sequential actions (Monitor, Analyze, Plan and Execute) and such actions involve the use of sensors and effectors. Each of these phases can be composed by a plurality of steps. As mentioned in [23], we identify different levels of adaptation according to whether all of these four phases are present: a distributed system with limited adaptation capabilities, for instance, might feature a simplified control loop, in which just the Monitor and Execute phases are present. By defining a control loop as a subset of combinations of the MAPE phases, ACE-JADE is therefore able to model different adaptation capabilities.
In ACE-JADE, MAPE control loops as a whole, their phases and each step for each phase is a JADE behaviour. From the JADE original behaviour package, we infer the class diagram in Fig. 3.2. These are the classes from which our custom control loops will be implemented, but also phases and single steps for each constituent part of the feedback loop.

In order to implement different control loops with each having a different level of adaptation, we have five different classes and they all extends the JADE original CompositeBehaviour class:

- **class AutonomicBehaviour**: which allows the implementation of all the MAPE four phases without focusing on a complex Knowledge representation logic.
- **class AdaptiveLoopBehaviour**: which also allows the implementation of all the MAPE phases and forces the user to implement specific Knowledge representation logic.
- **class PredictiveLoopBehaviour**: which allows the definition of simpler control loops, that just consider Monitoring, Analyze and Execution phase.
- **class ManagedLoopBehaviour**: same as above, but focusing on Monitor, Execute and Knowledge representation.
- **class BasicLoopBehaviour**: represents the simplest kind of feedback loop, as just Monitor and Execute phase can be exploited from this class.

In other words, according to the level of desired self-adaptation, the user will select the appropriate class. The selected class relates to specific admissible MAPE phases (detailed in the previous class list). Each of these different classes are composed of one instance of each admissible phase state. A phase state is one of MonitorState, AnalyzeState, PlanState and ExecuteState (see Fig. 3.3). Phase state classes are derived from the JADE original class SequentialBehaviour.

Each phase state class is therefore composed of 1 to N corresponding steps (Monitor, Analyze, Plan and Execute). A step class is derived from the SimpleBehaviour class out of the JADE original behaviour package.

This particular class hierarchy allows us not only to tune the self-adaptive capability of our system, but also allows for implementing logic for each of the MAPE phase within an arbitrary complexity given by the composition of several steps. This is visible in Fig. 3.4, in which, for brevity, just one of the adaptive level is shown (AutonomicLoopBehaviour).

### 3.3. Introducing Knowledge

Another important requirement to introduce AC in JADE is to enable agents to manage knowledge and information, so an appropriate implementation of these concepts has been introduced in our extension of JADE. An interface named Knowledge is introduced, which mainly provides two methods: toRule and fromRule. The first method defines a behaviour in response to a predicate; such resulting behaviour will be inserted in a knowledge repository. Such knowledge repository can be queried with fromRule method.

The Knowledge interface is implemented by a specific class for each message type (between each MAPE step). SensorKnowledge and EffectorKnowledge are implemented to support the tasks of Sensor and Effector. These classes, with the help of Capabilities, will define which parameters should be sensed and which actions can be performed.
Fig. 3.3. Behaviour class diagram.

Fig. 3.4. Holistic view of Class diagrams for Autonomic Loop Behaviour
In [23] three levels of knowledge about the environment and reaction to the environment are presented. Each level has its own abstraction and each of the five different kinds of control loop: BasicLevelKnowledge, AdaptiveLevelKnowledge and AutonomicLevelKnowledge. The class diagram of the Knowledge-related class can be seen in Fig. 3.5. According to the complexity of the knowledge repository, the user can select which class to extend.

3.4. Support for Sensor and Effector. AdaptiveAgents will have to deal with Sensors and Effectors. These are classes for implementing the logic in which the environment can be sensed and modified according to the behavioural logic expressed by the implemented control loop. Such sensor might be further specified with capabilities. For addressing the capabilities, a class named Capabilities that shows the incoming known parameters and also the outgoing accessible parameters and their transformation function is introduced. The transformation operation takes place whenever sensed data needs to be translated in a different format, as different component of our system might implement different data representation schemes. This transformation is performed by two JADE original classes: IncomingEncodingFilter and OutgoingEncodingFilter, which will be discussed in next subsection. Effector is an extension of OutgoingEncodingFilter and translates in a different representation scheme the modification to be enacted to the environment.

The agent knows about the environment in which it is situated. The environment is represented by Environment, which is an interface that enables sensor and effector to know where they should get the data from and what they should effect. AdaptiveAgent.environment can be accessed through the environment variable in Sensor and Effector.

The class diagram of the Sensor and Effector class can be seen in Fig. 3.6.

3.5. Support for Internal Messaging. Passing information and data within the system needs an appropriate messaging platform. JADE has its own messaging platform which is extended by ACE-JADE in order to help in order to deal with sensors and actuators of each component of the system.

- The Sensor ACE-JADE class will use the original IncomingEncodingFilter class for translating the data based on the data model which is presented by our added concept of SensorKnowledge. An instance of IncomingEncodingFilter should be created by the developer based on his/her needs and passed to the SensorKnowledge’s instance. The developer could translate the monitored parameters from environment into a set of control signals. Filters are used to process only the relevant subsets of information sensed from the environment.

- As far as effectors are concerned, filters are implemented through the original class OutgoingEncodingFilter. This class is therefore able to filter outgoing commands related to the encoding of ACL messages [3]. Filtering rules can be further tuned with the ACE-JADE specific class EffectorKnowledge.
Fig. 3.6. Sensor and Effector class diagram.

Fig. 3.7. Self-optimizing scenario implementation class diagram
3.6. Behavioural Analysis. While in the previous sections we addressed the structural aspect of our extension, in this section we use sequence diagrams in order to better explain the behavioural aspects of ACE-JADE.

In Fig. 3.8, a sequence diagram of a control flow for a simple MAPE loop is reported. The behaviour is an active thread which, on a defined interval, starts to see if there is any new data available for the process as obtained by a sensor. For this purpose, the component-agent sends a message to adaptiveAgent and it passes the control to sensor in order to analyze the new data. Afterward, new data goes back to the adaptiveAgent and after that to complexBehaviour. For analyzing the data with MAPE loop, complexBehaviour passes the control through all the four steps of MAPE loop on after another. At last in this case, executablePlan as a result of plan() is executed with the help of execute().

4. Implementing a Case Study. For better understanding the proposed AC extension to JADE, a simple scenario about managing failure (self-healing property) in ruler components of the NASA ANTS project is implemented. NASA ANTS is a new class mission from NASA [35]. NASA Autonomous Nano Technology Swarm is a milestone for autonomic computing concept and because of its specification, it represents a useful case study for autonomic computing distributed environment to be modeled with ACE-JADE. In the NASA ANTS project thousands of tiny space-craft weighting less than 1.5 kg will work co-operatively to explore the asteroid belt [35, 34]. In the project, three different kinds of space-crafts are working together to carry out the project mission:

- **Worker**: the largest number of space-crafts are of worker kind (80%). They carry different instruments for gathering data.
- **Ruler**: this kind of space-craft defines and update the rule of each space-craft in the team formation.
- **Messenger**: this kind of space-craft enables communication between workers, rules and the earth station.
All of these space-crafts have a degree of autonomy and adaptation to perform necessary tasks.

4.1. Scenario. We chose a scenario that can be addressed by designing an internal MAPE loop for each Messenger space-craft; each Messenger is therefore implemented by an instance of our AdaptiveAgent class, as the concrete example of an autonomic component. In this scenario, both messengers and rulers can perform a change in their states: the former by changing their location, the latter by updating their information about new space-crafts. Rulers therefore are in charge of specifying to the messenger, which messages have to be passed to the workers. The goal in this scenario is to enable self-optimization and self-protection for all these space-crafts.

In order to foster self-optimization and self-protection, a messenger is enhanced with two MAPE control loop. A first loop is defined to improve its positioning over time (as it can communicate within fixed ranges), and a second loop is in charge of detecting the status of local established connections with the other space-crafts, and react by changing the messenger direction of movement.

As far as the first MAPE loop is concerned, a messenger space-craft finds out that by changing to a given location it can reach more space-crafts. It can do this by measuring the density of the space-crafts within its range. This will represent the ability to self-optimize.

As far as the second loop is concerned, this loop which monitors the messenger special connections (such as the one with the ruler agents) and when it detects the probability of losing these connections it reacts by changing its movement direction in order not to get too far away from a ruler. This will represent the ability to self-protect.

Self-optimization and self-protection are tied together in this scenario: the two MAPE loops are designed in order to balance the goal of varying the position of the messenger so to have reach as many workers as possible, but at the same time its average movement direction shall not bring the messenger itself too far from a ruler, as this situation will threaten the ability of the system of propagating updated messages.

4.2. Implementation with ACE-JADE. We have implemented some new classes based on scenario issues. The list of the newly extended classes for this scenario is:

- **NasaAntsAgent**: specialization of the Agent which is implemented and used in the NASA ANTS project. Also, the Capabilities class is used to make differences between the three different kinds of the agents in NASA ANTS mission. The textttNasaAntsAgent is therefore the messenger agent as introduced in the previous section.
- **SelfOptimizingBehaviour**: the extra structure which is needed for an algorithm to deal with environment and performing tasks for achieving self-optimizing is implemented in this class (first MAPE loop).
- **SelfProtectingBehaviour**: another structure which contains the self-protecting algorithm to maintain important connections of the messenger (second MAPE loop).

Also, besides the previous classes which have defined and instantiated in the system, the following classes are used in the case study:

- AdaptiveLevelKnowledge
- Capabilities
- MonitorState
- AnalyzeState
- PlanState
- ExecuteState
- Sensor
- Effector

Based on the location where the NasaAntsAgent’s instance is, it counts its nearby neighbors (within its range) in its monitoring phase and if the measured density is less than the defined density in the agent’s knowledge (within the analyze knowledge, based on the planning knowledge, a random path will be picked and applied within the execute phase. It will cause a change in the location of the agent. This cycle will continue until the value of monitored neighbors exceeds the predefined number in analyze knowledge.

Simultaneously with the previous loop, another instance of a composite behaviour is running. This new object is instantiated from an implementation which supports agent’s connectivity to important nodes. It will
cover the self-protecting property and will go after being sure about continue connections which have been flagged as important connections. After the creation of the loop (by means of the appropriate behaviour) every defined period the behavior starts and measure the distance of the agent with flagged agents to be sure that the distance is not getting near to the agent’s transmission rate. If so, it will start changing the speed of the agent in order to be sure that the other agents are not going to be farther away.

For better understanding the implementation, the sequence diagram of a system run is provided (see Fig. 4.1). The descriptions of objects are reported in the figure. In this sequence diagram two feedback loops are described (self-optimizing and self-protecting, as mentioned previously). In the first round, there is a run of the loop of complexB1, which is about the self-optimization. In this run, the result will be a set of commands (decisions about changes in the location) to improve the number of covered nodes. While this loop is running, another loop (complexB2) is called for running. The complexB2 is about the self-protection. Because there was no change in the location, there is no result for that loop. But as it is reported in the diagram, another run is scheduled for this loop for some time later. After implementing the changes of the complexB1 with the help of executor1, another round of complexB2 running is started. In this round, because of changes in the location, the result is a correction of the location in order to be sure about being connected to important nodes. Afterward, this decision is applied with the help of executor1.

Meanwhile there are not similar researches which can be examined to compare our presented extension, we can compare the time and effort (number of classes) needed for implementing a system by standalone JADE with the proposed extension. This can give a overall proof of applicability and usefulness about the presented extension.
A NASA ANTS case study was implemented with ACE-JADE and also with standalone JADE. The time needed to implement the case-study with JADE was around 90 hours with 1 developer familiar with JADE. The same case study was prepared in around 75 hours with 1 developer which was familiar with ACE-JADE. The number of classes for JADE implementation was 16 classes and for ACE-JADE was 8. A point which should be considered is that ACE-JADE has more than 20 pre-implemented (or at least semi-implemented) classes with respect to JADE. Researchers think that with expanding the problems this improvement and time saving will have a bigger gap with developing a problem which needs autonomic computing as a necessary aspect with bare JADE.

5. Conclusion and Future Work. Having a multi-agent development environment that provides the support for autonomic computing features makes ease the process of creating adaptive multi-agent system. This support can shorten the development process and also can minimize the development expenses. Also, like any other development environment, using autonomic enabled development environment will increase the quality of the developed system.

An extension of JADE for having adaptive agents has been proposed in this paper. For this extension, changes concern the introduction of AdaptiveAgent, Behaviour, Message classes; also the Sensor and Effector classes are introduced as auxiliary classes to interact with the environment.

For a better explanation, a case study was introduced and implemented. NASA ANTS is a case study that is suitable for examining concepts in adaptive systems in distributed environment. A scenario for self-optimizing and self-protecting was implemented and explained in order to show the applicability of the JADE extension. For better understanding the proposed extension, two sequence diagrams have been discussed: one for describing the ordinary MAPE loop with details and another one is for describing the implemented case study.

In this extension, some aspects are still to be defined in a precise way. One of these aspects is about the usage of Knowledge. Besides the implementation of Knowledge class, further classes are needed to use it, for instance a rule engine; moreover, a knowledge management and a knowledge reasoning should be implemented by rules and rule engines in future work.

With regard to future work, we can sketch three directions. First, the introduction of more complex classes for behaviours to support complex adaptive properties (like self-healing) more easily. Also, the explicit implementation of the knowledge with well-known knowledge management framework for knowledge part in MAPE-K loop. Finally, the addition of more configurable details in order to support domain specific needs (for example, adapting this extension to Wireless Sensor Networks issues).

These kinds of extensions are important towards the definition of standards for AC in multi-agent systems.

REFERENCES


Edited by: Dana Petcu
Received: December 24, 2016
Accepted: March 22, 2017
AIMS AND SCOPE

The area of scalable computing has matured and reached a point where new issues and trends require a professional forum. SCPE will provide this avenue by publishing original refereed papers that address the present as well as the future of parallel and distributed computing. The journal will focus on algorithm development, implementation and execution on real-world parallel architectures, and application of parallel and distributed computing to the solution of real-life problems. Of particular interest are:

Expressiveness:
- high level languages,
- object oriented techniques,
- compiler technology for parallel computing,
- implementation techniques and their efficiency.

System engineering:
- programming environments,
- debugging tools,
- software libraries.

Performance:
- performance measurement: metrics, evaluation, visualization,

Applications:
- database,
- control systems,
- embedded systems,
- fault tolerance,
- industrial and business,
- real-time,
- scientific computing,
- visualization.

Future:
- limitations of current approaches,
- engineering trends and their consequences,
- novel parallel architectures.

Taking into account the extremely rapid pace of changes in the field SCPE is committed to fast turnaround of papers and a short publication time of accepted papers.

INSTRUCTIONS FOR CONTRIBUTORS

Proposals of Special Issues should be submitted to the editor-in-chief.

The language of the journal is English. SCPE publishes three categories of papers: overview papers, research papers and short communications. Electronic submissions are preferred. Overview papers and short communications should be submitted to the editor-in-chief. Research papers should be submitted to the editor whose research interests match the subject of the paper most closely. The list of editors’ research interests can be found at the journal WWW site (http://www.scpe.org). Each paper appropriate to the journal will be refereed by a minimum of two referees.

There is no a priori limit on the length of overview papers. Research papers should be limited to approximately 20 pages, while short communications should not exceed 5 pages. A 50–100 word abstract should be included.

Upon acceptance the authors will be asked to transfer copyright of the article to the publisher. The authors will be required to prepare the text in \LaTeX using the journal document class file (based on the SIAM’s siamltex.clo document class, available at the journal WWW site). Figures must be prepared in encapsulated PostScript and appropriately incorporated into the text. The bibliography should be formatted using the SIAM convention. Detailed instructions for the Authors are available on the SCPE WWW site at http://www.scpe.org.

Contributions are accepted for review on the understanding that the same work has not been published and that it is not being considered for publication elsewhere. Technical reports can be submitted. Substantially revised versions of papers published in not easily accessible conference proceedings can also be submitted. The editor-in-chief should be notified at the time of submission and the author is responsible for obtaining the necessary copyright releases for all copyrighted material.