Virtual Channel aware Scheduling for Real Time Data-Flows on Network on-Chip

Main Article Content

Amine Meghabber
Lakhdar Loukil
Richard Olejnik
Abou El Hassan Benyamina
Abdelkader Aroui

Abstract

The increasing complexity of real-time applications presents a challenge to researchers and software designers. The tasks of these applications usually exchange large volume of data-flows and often need to satisfy real-time constraints. Although the Network on-Chip (NoC) paradigm offers an underlying communication infrastructure that gives more hardware resources, it is unable to safe tasks and data-flows deadlines. In recent works, preemptive wormhole switching with fixed priority has been introduced to meet real-time constraints of real-time applications. However, it suffers some bottleneck such as hardware requirement where none of these works takes account of the number of implemented virtual channels on the router. To alleviate this problem, we propose a novel scheduler for soft real-time data-flows application that takes into account the lack on resource in routers in term of Virtual channels. Experimental results obtained on a benchmark of synthetic and soft real applications have shown the efficiency of our approach in term of real-time constraints satisfaction for data-flow traffics and hardware requirements.

Article Details

Section
Research Reports
Author Biographies

Lakhdar Loukil, Computer Science Department, University of Oran 1 Ahmed Ben Bella, Algeria.

Dr. Lakhdar LOUKIL is a senior lecturer at the University of Oran 1. He is the leader of multi-objective combinatorial optimization team of the laboratory of parallel, embedded architectures and intensive computing (LAPECI). His areas of interest are the resolution of large scale combinatorial problems using swarm intelligence and local search methods, and high performance computing.

Richard Olejnik, CNRS, Univ. Lille, Centrale Lille,IMT Lille Douai, UMR 9189 – CRIStAL, F-59000, Lille, France

Dr Hab Richard OLEJNIK is a senior researcher from CNRS in the CRIStAL laboratory (Research center in Computer Science, Signal and Automatic Control of Lille, France, UMR USTL/CNRS 9189). .He is one of the leader of the Emeraude team which researches concern "Embedded Real-Time Adaptive Virtualization for Post Moore Architecture" and participates to projects on future embedded system, related to the HiPEAC European Network of Excellence on High Performance and Embedded Architecture and Compilation. He participates also to various program and scientific committees of international reviews and conferences (Future Generation of Computer Systems Journal, (Elsevier), Journal of Parallel and Distributed Computing, Elsevier or Scalable Computing: Practice and Experience).

Abou El Hassan Benyamina, Computer Science Department, University of Oran 1 Ahmed Ben Bella, Algeria.

Pr. Abou El Hassen BENYAMINA graduated from Department of Computer Science, Faculty of Sciences, University of Oran, Algeria, where he received PhD degree in computer science in 2008. He is currently professor of computer science in the Univ. ORAN1 Ahmed Ben Bella, Algeria. He is head of the LAPECI team. His research works include parallel processing, optimization, design space exploration and Model Driven Engineering with the special focus on real-time and embedded systems.